From 26067f6954cb002bca1c796b96bc7c36149b5e58 Mon Sep 17 00:00:00 2001 From: gdisirio Date: Tue, 7 Jul 2015 09:26:14 +0000 Subject: STM32F3xx reports. git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@8067 35acf78f-673a-0410-8e92-d51de3d6d3f4 --- demos/STM32/RT-STM32F303-DISCOVERY/iar/ch.ewp | 146 ++- demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvproj | 1321 ------------------- demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvprojx | 1326 ++++++++++++++++++++ doc/rt/reports/STM32F303-72-GCC-FPU.txt | 32 +- doc/rt/reports/STM32F303-72-GCC.txt | 32 +- doc/rt/reports/STM32F303-72-IAR-FPU.txt | 164 +++ doc/rt/reports/STM32F303-72-IAR.txt | 164 +++ doc/rt/reports/STM32F303-72-RVCT-FPU.txt | 27 +- doc/rt/reports/STM32F303-72-RVCT.txt | 29 +- os/common/ports/ARMCMx/compilers/IAR/cstartup.s | 1 + os/common/ports/ARMCMx/compilers/IAR/vectors.s | 2 +- 11 files changed, 1816 insertions(+), 1428 deletions(-) delete mode 100644 demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvproj create mode 100644 demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvprojx create mode 100644 doc/rt/reports/STM32F303-72-IAR-FPU.txt create mode 100644 doc/rt/reports/STM32F303-72-IAR.txt diff --git a/demos/STM32/RT-STM32F303-DISCOVERY/iar/ch.ewp b/demos/STM32/RT-STM32F303-DISCOVERY/iar/ch.ewp index 53036912c..b101744a7 100644 --- a/demos/STM32/RT-STM32F303-DISCOVERY/iar/ch.ewp +++ b/demos/STM32/RT-STM32F303-DISCOVERY/iar/ch.ewp @@ -12,7 +12,7 @@ General 3 - 22 + 24 1 1 - - - + + + + + + ICCARM 2 - 29 + 31 1 1 + + @@ -474,7 +496,7 @@ @@ -966,7 +989,7 @@ General 3 - 22 + 24 1 0 - - - + + + + + + ICCARM 2 - 29 + 31 1 0 + + @@ -1428,7 +1473,7 @@ @@ -2467,6 +2513,12 @@ $PROJ_DIR$\..\..\..\..\test\rt\testsem.h + + $PROJ_DIR$\..\..\..\..\test\rt\testsys.c + + + $PROJ_DIR$\..\..\..\..\test\rt\testsys.h + $PROJ_DIR$\..\..\..\..\test\rt\testthd.c diff --git a/demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvproj b/demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvproj deleted file mode 100644 index f54e35ab5..000000000 --- a/demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvproj +++ /dev/null @@ -1,1321 +0,0 @@ - - - - 1.1 - -
### uVision Project, (C) Keil Software
- - - - Demo - 0x4 - ARM-ADS - - - STM32F303VC - STMicroelectronics - IROM(0x08000000,0x40000) IRAM(0x20000000,0xC000) IRAM2(0x10000000,0x2000) CPUTYPE("Cortex-M4") FPU2 CLOCK(72000000) ELITTLE - - - UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32F3xx_256 -FS08000000 -FL040000 -FP0($$Device:STM32F303VC$Flash\STM32F3xx_256.FLM)) - 6331 - $$Device:STM32F303VC$Device\Include\STM32F3xx.h - - - - - - - - - - $$Device:STM32F303VC$SVD\STM32F3xx.svd - 0 - 0 - - - - - - - 0 - 0 - 0 - 0 - 1 - - .\obj\ - ch - 1 - 0 - 1 - 1 - 1 - .\lst\ - 1 - 0 - 0 - - 0 - 0 - - - 0 - 0 - 0 - 0 - - - 0 - 0 - - - 0 - 0 - 0 - 0 - - - 0 - 0 - - - 0 - 0 - - 0 - - - - 0 - 0 - 0 - 0 - 0 - 1 - 0 - 0 - 0 - 0 - 3 - - - 1 - - - SARMCM3.DLL - -REMAP -MPU - DCM.DLL - -pCM4 - SARMCM3.DLL - -MPU - TCM.DLL - -pCM4 - - - - 1 - 0 - 0 - 0 - 16 - - - 0 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 0 - 1 - - - 1 - 1 - 1 - 1 - 1 - 1 - 0 - 1 - 1 - 1 - 1 - - 0 - 13 - - - - - - - - - - - - - - STLink\ST-LINKIII-KEIL_SWO.dll - - - - - 1 - 0 - 0 - 1 - 1 - 4104 - - 1 - STLink\ST-LINKIII-KEIL_SWO.dll - "" () - - - - - 0 - - - - 0 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 0 - 1 - 1 - 0 - 1 - 1 - 0 - 0 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 0 - 0 - "Cortex-M4" - - 0 - 0 - 0 - 1 - 1 - 0 - 0 - 2 - 1 - 0 - 8 - 0 - 0 - 0 - 3 - 3 - 0 - 0 - 0 - 0 - 0 - 0 - 1 - 0 - 0 - 0 - 1 - 0 - 0 - 0 - 0 - 1 - 1 - - - 0 - 0x0 - 0x0 - - - 0 - 0x0 - 0x0 - - - 0 - 0x0 - 0x0 - - - 0 - 0x0 - 0x0 - - - 0 - 0x0 - 0x0 - - - 0 - 0x0 - 0x0 - - - 0 - 0x20000000 - 0xc000 - - - 1 - 0x8000000 - 0x40000 - - - 0 - 0x0 - 0x0 - - - 1 - 0x0 - 0x0 - - - 1 - 0x0 - 0x0 - - - 1 - 0x0 - 0x0 - - - 1 - 0x8000000 - 0x40000 - - - 1 - 0x0 - 0x0 - - - 0 - 0x10000000 - 0x2000 - - - 0 - 0x0 - 0x0 - - - 0 - 0x0 - 0x0 - - - 0 - 0x20000000 - 0xa000 - - - 0 - 0x2000a000 - 0x1 - - - - - - 1 - 4 - 1 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 2 - 0 - 0 - 0 - 0 - - --c99 - __heap_base__=Image$$$$RW_IRAM1$$$$ZI$$$$Limit __heap_end__=Image$$$$RW_IRAM2$$$$Base - - ..\;..\..\..\..\os\common\ports\ARMCMx\devices\STM32F3xx;..\..\..\..\os\ext\CMSIS\include;..\..\..\..\os\ext\CMSIS\ST;..\..\..\..\os\rt\ports\ARMCMx;..\..\..\..\os\rt\ports\ARMCMx\compilers\RVCT;..\..\..\..\os\rt\include;..\..\..\..\os\hal\osal\rt;..\..\..\..\os\hal\include;..\..\..\..\os\hal\boards\ST_STM32F3_DISCOVERY;..\..\..\..\os\hal\ports\common\ARMCMx;..\..\..\..\os\hal\ports\STM32\STM32F3xx;..\..\..\..\os\hal\ports\STM32\LLD;..\..\..\..\os\hal\ports\STM32\LLD\GPIOv2;..\..\..\..\os\hal\ports\STM32\LLD\I2Cv2;..\..\..\..\os\hal\ports\STM32\LLD\RTCv2;..\..\..\..\os\hal\ports\STM32\LLD\SPIv2;..\..\..\..\os\hal\ports\STM32\LLD\TIMv1;..\..\..\..\os\hal\ports\STM32\LLD\USARTv2;..\..\..\..\os\hal\ports\STM32\LLD\USBv1;..\..\..\..\test\rt - - - - 1 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - - --cpreproc - - - ..\;..\..\..\..\os\common\ports\ARMCMx\devices\STM32F3xx;..\..\..\..\os\rt\ports\ARMCMx - - - - 1 - 0 - 0 - 0 - 1 - 0 - 0x08000000 - 0x20000000 - - - - - - - - - - - - - startup - - - cmparams.h - 5 - ..\..\..\..\os\common\ports\ARMCMx\devices\STM32F3xx\cmparams.h - - - cstartup.s - 2 - ..\..\..\..\os\common\ports\ARMCMx\compilers\RVCT\cstartup.s - - - vectors.s - 2 - ..\..\..\..\os\common\ports\ARMCMx\compilers\RVCT\vectors.s - - - - - cmsis - - - core_cmInstr.h - 5 - ..\..\..\..\os\ext\CMSIS\include\core_cmInstr.h - - - core_cm4.h - 5 - ..\..\..\..\os\ext\CMSIS\include\core_cm4.h - - - core_cm4_simd.h - 5 - ..\..\..\..\os\ext\CMSIS\include\core_cm4_simd.h - - - core_cmFunc.h - 5 - ..\..\..\..\os\ext\CMSIS\include\core_cmFunc.h - - - system_stm32f3xx.h - 5 - ..\..\..\..\os\ext\CMSIS\ST\system_stm32f3xx.h - - - - - kernel port - - - chcore_v7m.h - 5 - ..\..\..\..\os\rt\ports\ARMCMx\chcore_v7m.h - - - chcore.c - 1 - ..\..\..\..\os\rt\ports\ARMCMx\chcore.c - - - chcore.h - 5 - ..\..\..\..\os\rt\ports\ARMCMx\chcore.h - - - chcore_timer.h - 5 - ..\..\..\..\os\rt\ports\ARMCMx\chcore_timer.h - - - chcore_v7m.c - 1 - ..\..\..\..\os\rt\ports\ARMCMx\chcore_v7m.c - - - chtypes.h - 5 - ..\..\..\..\os\rt\ports\ARMCMx\compilers\RVCT\chtypes.h - - - chcoreasm_v7m.s - 2 - ..\..\..\..\os\rt\ports\ARMCMx\compilers\RVCT\chcoreasm_v7m.s - - - - - kernel - - - ch.h - 5 - ..\..\..\..\os\rt\include\ch.h - - - chbsem.h - 5 - ..\..\..\..\os\rt\include\chbsem.h - - - chcond.h - 5 - ..\..\..\..\os\rt\include\chcond.h - - - chdebug.h - 5 - ..\..\..\..\os\rt\include\chdebug.h - - - chdynamic.h - 5 - ..\..\..\..\os\rt\include\chdynamic.h - - - chevents.h - 5 - ..\..\..\..\os\rt\include\chevents.h - - - chheap.h - 5 - ..\..\..\..\os\rt\include\chheap.h - - - chmboxes.h - 5 - ..\..\..\..\os\rt\include\chmboxes.h - - - chmemcore.h - 5 - ..\..\..\..\os\rt\include\chmemcore.h - - - chmempools.h - 5 - ..\..\..\..\os\rt\include\chmempools.h - - - chmsg.h - 5 - ..\..\..\..\os\rt\include\chmsg.h - - - chmtx.h - 5 - ..\..\..\..\os\rt\include\chmtx.h - - - chqueues.h - 5 - ..\..\..\..\os\rt\include\chqueues.h - - - chregistry.h - 5 - ..\..\..\..\os\rt\include\chregistry.h - - - chschd.h - 5 - ..\..\..\..\os\rt\include\chschd.h - - - chsem.h - 5 - ..\..\..\..\os\rt\include\chsem.h - - - chstats.h - 5 - ..\..\..\..\os\rt\include\chstats.h - - - chstreams.h - 5 - ..\..\..\..\os\rt\include\chstreams.h - - - chsys.h - 5 - ..\..\..\..\os\rt\include\chsys.h - - - chthreads.h - 5 - ..\..\..\..\os\rt\include\chthreads.h - - - chtm.h - 5 - ..\..\..\..\os\rt\include\chtm.h - - - chvt.h - 5 - ..\..\..\..\os\rt\include\chvt.h - - - chcond.c - 1 - ..\..\..\..\os\rt\src\chcond.c - - - chdebug.c - 1 - ..\..\..\..\os\rt\src\chdebug.c - - - chdynamic.c - 1 - ..\..\..\..\os\rt\src\chdynamic.c - - - chevents.c - 1 - ..\..\..\..\os\rt\src\chevents.c - - - chheap.c - 1 - ..\..\..\..\os\rt\src\chheap.c - - - chmboxes.c - 1 - ..\..\..\..\os\rt\src\chmboxes.c - - - chmemcore.c - 1 - ..\..\..\..\os\rt\src\chmemcore.c - - - chmempools.c - 1 - ..\..\..\..\os\rt\src\chmempools.c - - - chmsg.c - 1 - ..\..\..\..\os\rt\src\chmsg.c - - - chmtx.c - 1 - ..\..\..\..\os\rt\src\chmtx.c - - - chqueues.c - 1 - ..\..\..\..\os\rt\src\chqueues.c - - - chregistry.c - 1 - ..\..\..\..\os\rt\src\chregistry.c - - - chschd.c - 1 - ..\..\..\..\os\rt\src\chschd.c - - - chsem.c - 1 - ..\..\..\..\os\rt\src\chsem.c - - - chstats.c - 1 - ..\..\..\..\os\rt\src\chstats.c - - - chsys.c - 1 - ..\..\..\..\os\rt\src\chsys.c - - - chthreads.c - 1 - ..\..\..\..\os\rt\src\chthreads.c - - - chtm.c - 1 - ..\..\..\..\os\rt\src\chtm.c - - - chvt.c - 1 - ..\..\..\..\os\rt\src\chvt.c - - - - - osal - - - osal.c - 1 - ..\..\..\..\os\hal\osal\rt\osal.c - - - osal.h - 5 - ..\..\..\..\os\hal\osal\rt\osal.h - - - - - hal port - - - adc_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\adc_lld.c - - - adc_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\adc_lld.h - - - ext_lld_isr.c - 1 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\ext_lld_isr.c - - - ext_lld_isr.h - 5 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\ext_lld_isr.h - - - hal_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\hal_lld.c - - - hal_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\hal_lld.h - - - stm32_dma.c - 1 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_dma.c - - - stm32_dma.h - 5 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_dma.h - - - stm32_isr.h - 5 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_isr.h - - - stm32_rcc.h - 5 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_rcc.h - - - stm32_registry.h - 5 - ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_registry.h - - - can_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\can_lld.c - - - can_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\can_lld.h - - - ext_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\ext_lld.c - - - ext_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\ext_lld.h - - - pal_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.c - - - pal_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h - - - i2c_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\I2Cv2\i2c_lld.c - - - i2c_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\I2Cv2\i2c_lld.h - - - rtc_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\RTCv2\rtc_lld.c - - - rtc_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\RTCv2\rtc_lld.h - - - spi_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\SPIv2\spi_lld.c - - - spi_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\SPIv2\spi_lld.h - - - gpt_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\gpt_lld.c - - - gpt_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\gpt_lld.h - - - icu_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\icu_lld.c - - - icu_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h - - - pwm_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\pwm_lld.c - - - pwm_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\pwm_lld.h - - - st_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\st_lld.c - - - st_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\st_lld.h - - - stm32_tim.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h - - - serial_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\USARTv2\serial_lld.c - - - serial_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\USARTv2\serial_lld.h - - - uart_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\USARTv2\uart_lld.c - - - uart_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\USARTv2\uart_lld.h - - - stm32_usb.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\USBv1\stm32_usb.h - - - usb_lld.c - 1 - ..\..\..\..\os\hal\ports\STM32\LLD\USBv1\usb_lld.c - - - usb_lld.h - 5 - ..\..\..\..\os\hal\ports\STM32\LLD\USBv1\usb_lld.h - - - nvic.c - 1 - ..\..\..\..\os\hal\ports\common\ARMCMx\nvic.c - - - nvic.h - 5 - ..\..\..\..\os\hal\ports\common\ARMCMx\nvic.h - - - - - hal - - - adc.h - 5 - ..\..\..\..\os\hal\include\adc.h - - - can.h - 5 - ..\..\..\..\os\hal\include\can.h - - - ext.h - 5 - ..\..\..\..\os\hal\include\ext.h - - - gpt.h - 5 - ..\..\..\..\os\hal\include\gpt.h - - - hal.h - 5 - ..\..\..\..\os\hal\include\hal.h - - - hal_channels.h - 5 - ..\..\..\..\os\hal\include\hal_channels.h - - - hal_ioblock.h - 5 - ..\..\..\..\os\hal\include\hal_ioblock.h - - - hal_mmcsd.h - 5 - ..\..\..\..\os\hal\include\hal_mmcsd.h - - - hal_queues.h - 5 - ..\..\..\..\os\hal\include\hal_queues.h - - - hal_streams.h - 5 - ..\..\..\..\os\hal\include\hal_streams.h - - - i2c.h - 5 - ..\..\..\..\os\hal\include\i2c.h - - - icu.h - 5 - ..\..\..\..\os\hal\include\icu.h - - - mmc_spi.h - 5 - ..\..\..\..\os\hal\include\mmc_spi.h - - - pal.h - 5 - ..\..\..\..\os\hal\include\pal.h - - - pwm.h - 5 - ..\..\..\..\os\hal\include\pwm.h - - - sdc.h - 5 - ..\..\..\..\os\hal\include\sdc.h - - - serial.h - 5 - ..\..\..\..\os\hal\include\serial.h - - - serial_usb.h - 5 - ..\..\..\..\os\hal\include\serial_usb.h - - - spi.h - 5 - ..\..\..\..\os\hal\include\spi.h - - - st.h - 5 - ..\..\..\..\os\hal\include\st.h - - - uart.h - 5 - ..\..\..\..\os\hal\include\uart.h - - - usb.h - 5 - ..\..\..\..\os\hal\include\usb.h - - - adc.c - 1 - ..\..\..\..\os\hal\src\adc.c - - - can.c - 1 - ..\..\..\..\os\hal\src\can.c - - - ext.c - 1 - ..\..\..\..\os\hal\src\ext.c - - - gpt.c - 1 - ..\..\..\..\os\hal\src\gpt.c - - - hal.c - 1 - ..\..\..\..\os\hal\src\hal.c - - - hal_mmcsd.c - 1 - ..\..\..\..\os\hal\src\hal_mmcsd.c - - - hal_queues.c - 1 - ..\..\..\..\os\hal\src\hal_queues.c - - - i2c.c - 1 - ..\..\..\..\os\hal\src\i2c.c - - - icu.c - 1 - ..\..\..\..\os\hal\src\icu.c - - - mmc_spi.c - 1 - ..\..\..\..\os\hal\src\mmc_spi.c - - - pal.c - 1 - ..\..\..\..\os\hal\src\pal.c - - - pwm.c - 1 - ..\..\..\..\os\hal\src\pwm.c - - - sdc.c - 1 - ..\..\..\..\os\hal\src\sdc.c - - - serial.c - 1 - ..\..\..\..\os\hal\src\serial.c - - - serial_usb.c - 1 - ..\..\..\..\os\hal\src\serial_usb.c - - - spi.c - 1 - ..\..\..\..\os\hal\src\spi.c - - - st.c - 1 - ..\..\..\..\os\hal\src\st.c - - - uart.c - 1 - ..\..\..\..\os\hal\src\uart.c - - - usb.c - 1 - ..\..\..\..\os\hal\src\usb.c - - - - - board - - - board.c - 1 - ..\..\..\..\os\hal\boards\ST_STM32F3_DISCOVERY\board.c - - - board.h - 5 - ..\..\..\..\os\hal\boards\ST_STM32F3_DISCOVERY\board.h - - - - - test - - - testthd.h - 5 - ..\..\..\..\test\rt\testthd.h - - - test.c - 1 - ..\..\..\..\test\rt\test.c - - - test.h - 5 - ..\..\..\..\test\rt\test.h - - - testbmk.c - 1 - ..\..\..\..\test\rt\testbmk.c - - - testbmk.h - 5 - ..\..\..\..\test\rt\testbmk.h - - - testdyn.c - 1 - ..\..\..\..\test\rt\testdyn.c - - - testdyn.h - 5 - ..\..\..\..\test\rt\testdyn.h - - - testevt.c - 1 - ..\..\..\..\test\rt\testevt.c - - - testevt.h - 5 - ..\..\..\..\test\rt\testevt.h - - - testheap.c - 1 - ..\..\..\..\test\rt\testheap.c - - - testheap.h - 5 - ..\..\..\..\test\rt\testheap.h - - - testmbox.c - 1 - ..\..\..\..\test\rt\testmbox.c - - - testmbox.h - 5 - ..\..\..\..\test\rt\testmbox.h - - - testmsg.c - 1 - ..\..\..\..\test\rt\testmsg.c - - - testmsg.h - 5 - ..\..\..\..\test\rt\testmsg.h - - - testmtx.c - 1 - ..\..\..\..\test\rt\testmtx.c - - - testmtx.h - 5 - ..\..\..\..\test\rt\testmtx.h - - - testpools.c - 1 - ..\..\..\..\test\rt\testpools.c - - - testpools.h - 5 - ..\..\..\..\test\rt\testpools.h - - - testqueues.c - 1 - ..\..\..\..\test\rt\testqueues.c - - - testqueues.h - 5 - ..\..\..\..\test\rt\testqueues.h - - - testsem.c - 1 - ..\..\..\..\test\rt\testsem.c - - - testsem.h - 5 - ..\..\..\..\test\rt\testsem.h - - - testthd.c - 1 - ..\..\..\..\test\rt\testthd.c - - - testsys.c - 1 - ..\..\..\..\test\rt\testsys.c - - - testsys.h - 5 - ..\..\..\..\test\rt\testsys.h - - - - - demo - - - main.c - 1 - ..\main.c - - - mcuconf.h - 5 - ..\mcuconf.h - - - chconf.h - 5 - ..\chconf.h - - - halconf.h - 5 - ..\halconf.h - - - - - - - -
diff --git a/demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvprojx b/demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvprojx new file mode 100644 index 000000000..b9a6f4806 --- /dev/null +++ b/demos/STM32/RT-STM32F303-DISCOVERY/keil/ch.uvprojx @@ -0,0 +1,1326 @@ + + + + 2.1 + +
### uVision Project, (C) Keil Software
+ + + + Demo + 0x4 + ARM-ADS + + + STM32F303VC + STMicroelectronics + Keil.STM32F3xx_DFP.1.3.0 + http://www.keil.com/pack/ + IROM(0x08000000,0x40000) IRAM(0x20000000,0xC000) IRAM2(0x10000000,0x2000) CPUTYPE("Cortex-M4") FPU2 CLOCK(72000000) ELITTLE + + + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32F3xx_256 -FS08000000 -FL040000 -FP0($$Device:STM32F303VC$Flash\STM32F3xx_256.FLM)) + 6331 + $$Device:STM32F303VC$Device\Include\STM32F3xx.h + + + + + + + + + + $$Device:STM32F303VC$SVD\STM32F3xx.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + .\obj\ + ch + 1 + 0 + 1 + 1 + 1 + .\lst\ + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 1 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + + + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + + 0 + 11 + + + + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + + 1 + 0 + 0 + 1 + 1 + 4104 + + 1 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 1 + 0 + 8 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 1 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0xc000 + + + 1 + 0x8000000 + 0x40000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8000000 + 0x40000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x10000000 + 0x2000 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0xa000 + + + 0 + 0x2000a000 + 0x1 + + + + + + 1 + 4 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 0 + 0 + 0 + 0 + + --c99 -USTM32F303xC + __heap_base__=Image$$$$RW_IRAM1$$$$ZI$$$$Limit __heap_end__=Image$$$$RW_IRAM2$$$$Base + + ..\;..\..\..\..\os\common\ports\ARMCMx\devices\STM32F3xx;..\..\..\..\os\ext\CMSIS\include;..\..\..\..\os\ext\CMSIS\ST;..\..\..\..\os\rt\ports\ARMCMx;..\..\..\..\os\rt\ports\ARMCMx\compilers\RVCT;..\..\..\..\os\rt\include;..\..\..\..\os\hal\osal\rt;..\..\..\..\os\hal\include;..\..\..\..\os\hal\boards\ST_STM32F3_DISCOVERY;..\..\..\..\os\hal\ports\common\ARMCMx;..\..\..\..\os\hal\ports\STM32\STM32F3xx;..\..\..\..\os\hal\ports\STM32\LLD;..\..\..\..\os\hal\ports\STM32\LLD\GPIOv2;..\..\..\..\os\hal\ports\STM32\LLD\I2Cv2;..\..\..\..\os\hal\ports\STM32\LLD\RTCv2;..\..\..\..\os\hal\ports\STM32\LLD\SPIv2;..\..\..\..\os\hal\ports\STM32\LLD\TIMv1;..\..\..\..\os\hal\ports\STM32\LLD\USARTv2;..\..\..\..\os\hal\ports\STM32\LLD\USBv1;..\..\..\..\test\rt + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + --cpreproc + + + ..\;..\..\..\..\os\common\ports\ARMCMx\devices\STM32F3xx;..\..\..\..\os\rt\ports\ARMCMx + + + + 1 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + + + + + + + + + + + + startup + + + cmparams.h + 5 + ..\..\..\..\os\common\ports\ARMCMx\devices\STM32F3xx\cmparams.h + + + cstartup.s + 2 + ..\..\..\..\os\common\ports\ARMCMx\compilers\RVCT\cstartup.s + + + vectors.s + 2 + ..\..\..\..\os\common\ports\ARMCMx\compilers\RVCT\vectors.s + + + + + cmsis + + + core_cmInstr.h + 5 + ..\..\..\..\os\ext\CMSIS\include\core_cmInstr.h + + + core_cm4.h + 5 + ..\..\..\..\os\ext\CMSIS\include\core_cm4.h + + + core_cm4_simd.h + 5 + ..\..\..\..\os\ext\CMSIS\include\core_cm4_simd.h + + + core_cmFunc.h + 5 + ..\..\..\..\os\ext\CMSIS\include\core_cmFunc.h + + + system_stm32f3xx.h + 5 + ..\..\..\..\os\ext\CMSIS\ST\system_stm32f3xx.h + + + + + kernel port + + + chcore_v7m.h + 5 + ..\..\..\..\os\rt\ports\ARMCMx\chcore_v7m.h + + + chcore.c + 1 + ..\..\..\..\os\rt\ports\ARMCMx\chcore.c + + + chcore.h + 5 + ..\..\..\..\os\rt\ports\ARMCMx\chcore.h + + + chcore_timer.h + 5 + ..\..\..\..\os\rt\ports\ARMCMx\chcore_timer.h + + + chcore_v7m.c + 1 + ..\..\..\..\os\rt\ports\ARMCMx\chcore_v7m.c + + + chtypes.h + 5 + ..\..\..\..\os\rt\ports\ARMCMx\compilers\RVCT\chtypes.h + + + chcoreasm_v7m.s + 2 + ..\..\..\..\os\rt\ports\ARMCMx\compilers\RVCT\chcoreasm_v7m.s + + + + + kernel + + + ch.h + 5 + ..\..\..\..\os\rt\include\ch.h + + + chbsem.h + 5 + ..\..\..\..\os\rt\include\chbsem.h + + + chcond.h + 5 + ..\..\..\..\os\rt\include\chcond.h + + + chdebug.h + 5 + ..\..\..\..\os\rt\include\chdebug.h + + + chdynamic.h + 5 + ..\..\..\..\os\rt\include\chdynamic.h + + + chevents.h + 5 + ..\..\..\..\os\rt\include\chevents.h + + + chheap.h + 5 + ..\..\..\..\os\rt\include\chheap.h + + + chmboxes.h + 5 + ..\..\..\..\os\rt\include\chmboxes.h + + + chmemcore.h + 5 + ..\..\..\..\os\rt\include\chmemcore.h + + + chmempools.h + 5 + ..\..\..\..\os\rt\include\chmempools.h + + + chmsg.h + 5 + ..\..\..\..\os\rt\include\chmsg.h + + + chmtx.h + 5 + ..\..\..\..\os\rt\include\chmtx.h + + + chqueues.h + 5 + ..\..\..\..\os\rt\include\chqueues.h + + + chregistry.h + 5 + ..\..\..\..\os\rt\include\chregistry.h + + + chschd.h + 5 + ..\..\..\..\os\rt\include\chschd.h + + + chsem.h + 5 + ..\..\..\..\os\rt\include\chsem.h + + + chstats.h + 5 + ..\..\..\..\os\rt\include\chstats.h + + + chstreams.h + 5 + ..\..\..\..\os\rt\include\chstreams.h + + + chsys.h + 5 + ..\..\..\..\os\rt\include\chsys.h + + + chthreads.h + 5 + ..\..\..\..\os\rt\include\chthreads.h + + + chtm.h + 5 + ..\..\..\..\os\rt\include\chtm.h + + + chvt.h + 5 + ..\..\..\..\os\rt\include\chvt.h + + + chcond.c + 1 + ..\..\..\..\os\rt\src\chcond.c + + + chdebug.c + 1 + ..\..\..\..\os\rt\src\chdebug.c + + + chdynamic.c + 1 + ..\..\..\..\os\rt\src\chdynamic.c + + + chevents.c + 1 + ..\..\..\..\os\rt\src\chevents.c + + + chheap.c + 1 + ..\..\..\..\os\rt\src\chheap.c + + + chmboxes.c + 1 + ..\..\..\..\os\rt\src\chmboxes.c + + + chmemcore.c + 1 + ..\..\..\..\os\rt\src\chmemcore.c + + + chmempools.c + 1 + ..\..\..\..\os\rt\src\chmempools.c + + + chmsg.c + 1 + ..\..\..\..\os\rt\src\chmsg.c + + + chmtx.c + 1 + ..\..\..\..\os\rt\src\chmtx.c + + + chqueues.c + 1 + ..\..\..\..\os\rt\src\chqueues.c + + + chregistry.c + 1 + ..\..\..\..\os\rt\src\chregistry.c + + + chschd.c + 1 + ..\..\..\..\os\rt\src\chschd.c + + + chsem.c + 1 + ..\..\..\..\os\rt\src\chsem.c + + + chstats.c + 1 + ..\..\..\..\os\rt\src\chstats.c + + + chsys.c + 1 + ..\..\..\..\os\rt\src\chsys.c + + + chthreads.c + 1 + ..\..\..\..\os\rt\src\chthreads.c + + + chtm.c + 1 + ..\..\..\..\os\rt\src\chtm.c + + + chvt.c + 1 + ..\..\..\..\os\rt\src\chvt.c + + + + + osal + + + osal.c + 1 + ..\..\..\..\os\hal\osal\rt\osal.c + + + osal.h + 5 + ..\..\..\..\os\hal\osal\rt\osal.h + + + + + hal port + + + adc_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\adc_lld.c + + + adc_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\adc_lld.h + + + ext_lld_isr.c + 1 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\ext_lld_isr.c + + + ext_lld_isr.h + 5 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\ext_lld_isr.h + + + hal_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\hal_lld.c + + + hal_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\hal_lld.h + + + stm32_dma.c + 1 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_dma.c + + + stm32_dma.h + 5 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_dma.h + + + stm32_isr.h + 5 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_isr.h + + + stm32_rcc.h + 5 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_rcc.h + + + stm32_registry.h + 5 + ..\..\..\..\os\hal\ports\STM32\STM32F3xx\stm32_registry.h + + + can_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\can_lld.c + + + can_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\can_lld.h + + + ext_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\ext_lld.c + + + ext_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\ext_lld.h + + + pal_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.c + + + pal_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\GPIOv2\pal_lld.h + + + i2c_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\I2Cv2\i2c_lld.c + + + i2c_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\I2Cv2\i2c_lld.h + + + rtc_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\RTCv2\rtc_lld.c + + + rtc_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\RTCv2\rtc_lld.h + + + spi_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\SPIv2\spi_lld.c + + + spi_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\SPIv2\spi_lld.h + + + gpt_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\gpt_lld.c + + + gpt_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\gpt_lld.h + + + icu_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\icu_lld.c + + + icu_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\icu_lld.h + + + pwm_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\pwm_lld.c + + + pwm_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\pwm_lld.h + + + st_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\st_lld.c + + + st_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\st_lld.h + + + stm32_tim.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\TIMv1\stm32_tim.h + + + serial_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\USARTv2\serial_lld.c + + + serial_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\USARTv2\serial_lld.h + + + uart_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\USARTv2\uart_lld.c + + + uart_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\USARTv2\uart_lld.h + + + stm32_usb.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\USBv1\stm32_usb.h + + + usb_lld.c + 1 + ..\..\..\..\os\hal\ports\STM32\LLD\USBv1\usb_lld.c + + + usb_lld.h + 5 + ..\..\..\..\os\hal\ports\STM32\LLD\USBv1\usb_lld.h + + + nvic.c + 1 + ..\..\..\..\os\hal\ports\common\ARMCMx\nvic.c + + + nvic.h + 5 + ..\..\..\..\os\hal\ports\common\ARMCMx\nvic.h + + + + + hal + + + adc.h + 5 + ..\..\..\..\os\hal\include\adc.h + + + can.h + 5 + ..\..\..\..\os\hal\include\can.h + + + ext.h + 5 + ..\..\..\..\os\hal\include\ext.h + + + gpt.h + 5 + ..\..\..\..\os\hal\include\gpt.h + + + hal.h + 5 + ..\..\..\..\os\hal\include\hal.h + + + hal_channels.h + 5 + ..\..\..\..\os\hal\include\hal_channels.h + + + hal_ioblock.h + 5 + ..\..\..\..\os\hal\include\hal_ioblock.h + + + hal_mmcsd.h + 5 + ..\..\..\..\os\hal\include\hal_mmcsd.h + + + hal_queues.h + 5 + ..\..\..\..\os\hal\include\hal_queues.h + + + hal_streams.h + 5 + ..\..\..\..\os\hal\include\hal_streams.h + + + i2c.h + 5 + ..\..\..\..\os\hal\include\i2c.h + + + icu.h + 5 + ..\..\..\..\os\hal\include\icu.h + + + mmc_spi.h + 5 + ..\..\..\..\os\hal\include\mmc_spi.h + + + pal.h + 5 + ..\..\..\..\os\hal\include\pal.h + + + pwm.h + 5 + ..\..\..\..\os\hal\include\pwm.h + + + sdc.h + 5 + ..\..\..\..\os\hal\include\sdc.h + + + serial.h + 5 + ..\..\..\..\os\hal\include\serial.h + + + serial_usb.h + 5 + ..\..\..\..\os\hal\include\serial_usb.h + + + spi.h + 5 + ..\..\..\..\os\hal\include\spi.h + + + st.h + 5 + ..\..\..\..\os\hal\include\st.h + + + uart.h + 5 + ..\..\..\..\os\hal\include\uart.h + + + usb.h + 5 + ..\..\..\..\os\hal\include\usb.h + + + adc.c + 1 + ..\..\..\..\os\hal\src\adc.c + + + can.c + 1 + ..\..\..\..\os\hal\src\can.c + + + ext.c + 1 + ..\..\..\..\os\hal\src\ext.c + + + gpt.c + 1 + ..\..\..\..\os\hal\src\gpt.c + + + hal.c + 1 + ..\..\..\..\os\hal\src\hal.c + + + hal_mmcsd.c + 1 + ..\..\..\..\os\hal\src\hal_mmcsd.c + + + hal_queues.c + 1 + ..\..\..\..\os\hal\src\hal_queues.c + + + i2c.c + 1 + ..\..\..\..\os\hal\src\i2c.c + + + icu.c + 1 + ..\..\..\..\os\hal\src\icu.c + + + mmc_spi.c + 1 + ..\..\..\..\os\hal\src\mmc_spi.c + + + pal.c + 1 + ..\..\..\..\os\hal\src\pal.c + + + pwm.c + 1 + ..\..\..\..\os\hal\src\pwm.c + + + sdc.c + 1 + ..\..\..\..\os\hal\src\sdc.c + + + serial.c + 1 + ..\..\..\..\os\hal\src\serial.c + + + serial_usb.c + 1 + ..\..\..\..\os\hal\src\serial_usb.c + + + spi.c + 1 + ..\..\..\..\os\hal\src\spi.c + + + st.c + 1 + ..\..\..\..\os\hal\src\st.c + + + uart.c + 1 + ..\..\..\..\os\hal\src\uart.c + + + usb.c + 1 + ..\..\..\..\os\hal\src\usb.c + + + + + board + + + board.c + 1 + ..\..\..\..\os\hal\boards\ST_STM32F3_DISCOVERY\board.c + + + board.h + 5 + ..\..\..\..\os\hal\boards\ST_STM32F3_DISCOVERY\board.h + + + + + test + + + testthd.h + 5 + ..\..\..\..\test\rt\testthd.h + + + test.c + 1 + ..\..\..\..\test\rt\test.c + + + test.h + 5 + ..\..\..\..\test\rt\test.h + + + testbmk.c + 1 + ..\..\..\..\test\rt\testbmk.c + + + testbmk.h + 5 + ..\..\..\..\test\rt\testbmk.h + + + testdyn.c + 1 + ..\..\..\..\test\rt\testdyn.c + + + testdyn.h + 5 + ..\..\..\..\test\rt\testdyn.h + + + testevt.c + 1 + ..\..\..\..\test\rt\testevt.c + + + testevt.h + 5 + ..\..\..\..\test\rt\testevt.h + + + testheap.c + 1 + ..\..\..\..\test\rt\testheap.c + + + testheap.h + 5 + ..\..\..\..\test\rt\testheap.h + + + testmbox.c + 1 + ..\..\..\..\test\rt\testmbox.c + + + testmbox.h + 5 + ..\..\..\..\test\rt\testmbox.h + + + testmsg.c + 1 + ..\..\..\..\test\rt\testmsg.c + + + testmsg.h + 5 + ..\..\..\..\test\rt\testmsg.h + + + testmtx.c + 1 + ..\..\..\..\test\rt\testmtx.c + + + testmtx.h + 5 + ..\..\..\..\test\rt\testmtx.h + + + testpools.c + 1 + ..\..\..\..\test\rt\testpools.c + + + testpools.h + 5 + ..\..\..\..\test\rt\testpools.h + + + testqueues.c + 1 + ..\..\..\..\test\rt\testqueues.c + + + testqueues.h + 5 + ..\..\..\..\test\rt\testqueues.h + + + testsem.c + 1 + ..\..\..\..\test\rt\testsem.c + + + testsem.h + 5 + ..\..\..\..\test\rt\testsem.h + + + testthd.c + 1 + ..\..\..\..\test\rt\testthd.c + + + testsys.c + 1 + ..\..\..\..\test\rt\testsys.c + + + testsys.h + 5 + ..\..\..\..\test\rt\testsys.h + + + + + demo + + + main.c + 1 + ..\main.c + + + mcuconf.h + 5 + ..\mcuconf.h + + + chconf.h + 5 + ..\chconf.h + + + halconf.h + 5 + ..\halconf.h + + + + + + + +
diff --git a/doc/rt/reports/STM32F303-72-GCC-FPU.txt b/doc/rt/reports/STM32F303-72-GCC-FPU.txt index 37520dbd9..b5583294e 100644 --- a/doc/rt/reports/STM32F303-72-GCC-FPU.txt +++ b/doc/rt/reports/STM32F303-72-GCC-FPU.txt @@ -1,10 +1,9 @@ *** ChibiOS/RT test suite *** -*** Kernel: 3.0.0p3 -*** Compiled: Apr 13 2015 - 21:27:30 -*** Compiler: GCC 4.9.3 20150303 (release) [ARM/embedded-4_9-branch revision - 221220] +*** Kernel: 3.0.0 +*** Compiled: Jul 7 2015 - 10:40:22 +*** Compiler: GCC 4.7.4 20140401 (release) [ARM/embedded-4_7-branch revision 209195] *** Architecture: ARMv7-ME *** Core Variant: Cortex-M4F *** Port Info: Advanced kernel mode @@ -100,51 +99,51 @@ --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.1 (Benchmark, messages #1) ---- Score : 221513 msgs/S, 443026 ctxswc/S +--- Score : 224274 msgs/S, 448548 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.2 (Benchmark, messages #2) ---- Score : 179981 msgs/S, 359962 ctxswc/S +--- Score : 187480 msgs/S, 374960 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.3 (Benchmark, messages #3) ---- Score : 179981 msgs/S, 359962 ctxswc/S +--- Score : 187480 msgs/S, 374960 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.4 (Benchmark, context switch) ---- Score : 639224 ctxswc/S +--- Score : 653736 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.5 (Benchmark, threads, full cycle) ---- Score : 135323 threads/S +--- Score : 144562 threads/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.6 (Benchmark, threads, create only) ---- Score : 193008 threads/S +--- Score : 210503 threads/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.7 (Benchmark, mass reschedule, 5 threads) ---- Score : 57092 reschedules/S, 342552 ctxswc/S +--- Score : 57411 reschedules/S, 344466 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.8 (Benchmark, round robin context switching) ---- Score : 449948 ctxswc/S +--- Score : 425992 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.9 (Benchmark, I/O Queues throughput) ---- Score : 616632 bytes/S +--- Score : 623308 bytes/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.10 (Benchmark, virtual timers set/reset) ---- Score : 431154 timers/S +--- Score : 476848 timers/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.11 (Benchmark, semaphores wait/signal) ---- Score : 1035852 wait+signal/S +--- Score : 941072 wait+signal/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.12 (Benchmark, mutexes lock/unlock) ---- Score : 597440 lock+unlock/S +--- Score : 564644 lock+unlock/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.13 (Benchmark, RAM footprint) @@ -162,3 +161,4 @@ ---------------------------------------------------------------------------- Final result: SUCCESS + diff --git a/doc/rt/reports/STM32F303-72-GCC.txt b/doc/rt/reports/STM32F303-72-GCC.txt index ba6d2a7d3..20205c506 100644 --- a/doc/rt/reports/STM32F303-72-GCC.txt +++ b/doc/rt/reports/STM32F303-72-GCC.txt @@ -1,10 +1,9 @@ *** ChibiOS/RT test suite *** -*** Kernel: 3.0.0p3 -*** Compiled: Apr 13 2015 - 21:24:50 -*** Compiler: GCC 4.9.3 20150303 (release) [ARM/embedded-4_9-branch revision - 221220] +*** Kernel: 3.0.0 +*** Compiled: Jul 7 2015 - 10:36:43 +*** Compiler: GCC 4.7.4 20140401 (release) [ARM/embedded-4_7-branch revision 209195] *** Architecture: ARMv7-ME *** Core Variant: Cortex-M4 *** Port Info: Advanced kernel mode @@ -100,51 +99,51 @@ --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.1 (Benchmark, messages #1) ---- Score : 280128 msgs/S, 560256 ctxswc/S +--- Score : 284558 msgs/S, 569116 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.2 (Benchmark, messages #2) ---- Score : 216847 msgs/S, 433694 ctxswc/S +--- Score : 227828 msgs/S, 455656 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.3 (Benchmark, messages #3) ---- Score : 216847 msgs/S, 433694 ctxswc/S +--- Score : 227828 msgs/S, 455656 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.4 (Benchmark, context switch) ---- Score : 915664 ctxswc/S +--- Score : 945736 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.5 (Benchmark, threads, full cycle) ---- Score : 158227 threads/S +--- Score : 167426 threads/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.6 (Benchmark, threads, create only) ---- Score : 243221 threads/S +--- Score : 263713 threads/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.7 (Benchmark, mass reschedule, 5 threads) ---- Score : 68112 reschedules/S, 408672 ctxswc/S +--- Score : 68566 reschedules/S, 411396 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.8 (Benchmark, round robin context switching) ---- Score : 571380 ctxswc/S +--- Score : 533280 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.9 (Benchmark, I/O Queues throughput) ---- Score : 616644 bytes/S +--- Score : 623320 bytes/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.10 (Benchmark, virtual timers set/reset) ---- Score : 431168 timers/S +--- Score : 476854 timers/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.11 (Benchmark, semaphores wait/signal) ---- Score : 1035872 wait+signal/S +--- Score : 941088 wait+signal/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.12 (Benchmark, mutexes lock/unlock) ---- Score : 597452 lock+unlock/S +--- Score : 564652 lock+unlock/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.13 (Benchmark, RAM footprint) @@ -162,3 +161,4 @@ ---------------------------------------------------------------------------- Final result: SUCCESS + diff --git a/doc/rt/reports/STM32F303-72-IAR-FPU.txt b/doc/rt/reports/STM32F303-72-IAR-FPU.txt new file mode 100644 index 000000000..355213cb1 --- /dev/null +++ b/doc/rt/reports/STM32F303-72-IAR-FPU.txt @@ -0,0 +1,164 @@ + +*** ChibiOS/RT test suite +*** +*** Kernel: 3.0.0 +*** Compiled: Jul 7 2015 - 11:24:03 +*** Compiler: IAR +*** Architecture: ARMv7-ME +*** Core Variant: Cortex-M4F +*** Port Info: Advanced kernel mode +*** Platform: STM32F303xC Analog & DSP +*** Test Board: STMicroelectronics STM32F3-Discovery + +---------------------------------------------------------------------------- +--- Test Case 1.1 (System, critical zones) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 1.2 (System, interrupts handling) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 1.3 (System, integrity) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 2.1 (Threads, enqueuing test #1) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 2.2 (Threads, enqueuing test #2) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 2.3 (Threads, priority change) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 2.4 (Threads, delays) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 3.1 (Semaphores, enqueuing) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 3.2 (Semaphores, timeout) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 3.3 (Semaphores, atomic signal-wait) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 3.4 (Binary Semaphores, functionality) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.1 (Mutexes, priority enqueuing test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.2 (Mutexes, priority return) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.3 (Mutexes, status) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.4 (CondVar, signal test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.5 (CondVar, broadcast test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.6 (CondVar, boost test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 5.1 (Messages, loop) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 6.1 (Mailboxes, queuing and timeouts) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 7.1 (Events, registration and dispatch) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 7.2 (Events, wait and broadcast) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 7.3 (Events, timeouts) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 8.1 (Heap, allocation and fragmentation test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 9.1 (Memory Pools, queue/dequeue) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 10.1 (Dynamic APIs, threads creation from heap) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 10.2 (Dynamic APIs, threads creation from memory pool) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 10.3 (Dynamic APIs, registry and references) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 11.1 (Queues, input queues) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 11.2 (Queues, output queues) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.1 (Benchmark, messages #1) +--- Score : 209887 msgs/S, 419774 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.2 (Benchmark, messages #2) +--- Score : 192491 msgs/S, 384982 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.3 (Benchmark, messages #3) +--- Score : 192491 msgs/S, 384982 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.4 (Benchmark, context switch) +--- Score : 630808 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.5 (Benchmark, threads, full cycle) +--- Score : 129248 threads/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.6 (Benchmark, threads, create only) +--- Score : 177757 threads/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.7 (Benchmark, mass reschedule, 5 threads) +--- Score : 57918 reschedules/S, 347508 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.8 (Benchmark, round robin context switching) +--- Score : 373500 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.9 (Benchmark, I/O Queues throughput) +--- Score : 715884 bytes/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.10 (Benchmark, virtual timers set/reset) +--- Score : 549640 timers/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.11 (Benchmark, semaphores wait/signal) +--- Score : 992980 wait+signal/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.12 (Benchmark, mutexes lock/unlock) +--- Score : 679160 lock+unlock/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.13 (Benchmark, RAM footprint) +--- System: 472 bytes +--- Thread: 68 bytes +--- Timer : 20 bytes +--- Semaph: 12 bytes +--- EventS: 4 bytes +--- EventL: 20 bytes +--- Mutex : 16 bytes +--- CondV.: 8 bytes +--- Queue : 36 bytes +--- MailB.: 40 bytes +--- Result: SUCCESS +---------------------------------------------------------------------------- + +Final result: SUCCESS + diff --git a/doc/rt/reports/STM32F303-72-IAR.txt b/doc/rt/reports/STM32F303-72-IAR.txt new file mode 100644 index 000000000..1dd6ddd88 --- /dev/null +++ b/doc/rt/reports/STM32F303-72-IAR.txt @@ -0,0 +1,164 @@ + +*** ChibiOS/RT test suite +*** +*** Kernel: 3.0.0 +*** Compiled: Jul 7 2015 - 11:17:11 +*** Compiler: IAR +*** Architecture: ARMv7-ME +*** Core Variant: Cortex-M4 +*** Port Info: Advanced kernel mode +*** Platform: STM32F303xC Analog & DSP +*** Test Board: STMicroelectronics STM32F3-Discovery + +---------------------------------------------------------------------------- +--- Test Case 1.1 (System, critical zones) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 1.2 (System, interrupts handling) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 1.3 (System, integrity) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 2.1 (Threads, enqueuing test #1) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 2.2 (Threads, enqueuing test #2) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 2.3 (Threads, priority change) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 2.4 (Threads, delays) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 3.1 (Semaphores, enqueuing) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 3.2 (Semaphores, timeout) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 3.3 (Semaphores, atomic signal-wait) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 3.4 (Binary Semaphores, functionality) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.1 (Mutexes, priority enqueuing test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.2 (Mutexes, priority return) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.3 (Mutexes, status) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.4 (CondVar, signal test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.5 (CondVar, broadcast test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 4.6 (CondVar, boost test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 5.1 (Messages, loop) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 6.1 (Mailboxes, queuing and timeouts) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 7.1 (Events, registration and dispatch) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 7.2 (Events, wait and broadcast) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 7.3 (Events, timeouts) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 8.1 (Heap, allocation and fragmentation test) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 9.1 (Memory Pools, queue/dequeue) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 10.1 (Dynamic APIs, threads creation from heap) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 10.2 (Dynamic APIs, threads creation from memory pool) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 10.3 (Dynamic APIs, registry and references) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 11.1 (Queues, input queues) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 11.2 (Queues, output queues) +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.1 (Benchmark, messages #1) +--- Score : 267630 msgs/S, 535260 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.2 (Benchmark, messages #2) +--- Score : 239179 msgs/S, 478358 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.3 (Benchmark, messages #3) +--- Score : 239179 msgs/S, 478358 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.4 (Benchmark, context switch) +--- Score : 888808 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.5 (Benchmark, threads, full cycle) +--- Score : 145147 threads/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.6 (Benchmark, threads, create only) +--- Score : 208071 threads/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.7 (Benchmark, mass reschedule, 5 threads) +--- Score : 69358 reschedules/S, 416148 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.8 (Benchmark, round robin context switching) +--- Score : 450660 ctxswc/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.9 (Benchmark, I/O Queues throughput) +--- Score : 730888 bytes/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.10 (Benchmark, virtual timers set/reset) +--- Score : 571430 timers/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.11 (Benchmark, semaphores wait/signal) +--- Score : 999896 wait+signal/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.12 (Benchmark, mutexes lock/unlock) +--- Score : 695580 lock+unlock/S +--- Result: SUCCESS +---------------------------------------------------------------------------- +--- Test Case 12.13 (Benchmark, RAM footprint) +--- System: 336 bytes +--- Thread: 68 bytes +--- Timer : 20 bytes +--- Semaph: 12 bytes +--- EventS: 4 bytes +--- EventL: 20 bytes +--- Mutex : 16 bytes +--- CondV.: 8 bytes +--- Queue : 36 bytes +--- MailB.: 40 bytes +--- Result: SUCCESS +---------------------------------------------------------------------------- + +Final result: SUCCESS + diff --git a/doc/rt/reports/STM32F303-72-RVCT-FPU.txt b/doc/rt/reports/STM32F303-72-RVCT-FPU.txt index b872c2074..02acd7ad9 100644 --- a/doc/rt/reports/STM32F303-72-RVCT-FPU.txt +++ b/doc/rt/reports/STM32F303-72-RVCT-FPU.txt @@ -1,8 +1,8 @@ *** ChibiOS/RT test suite *** -*** Kernel: 3.0.0p3 -*** Compiled: Apr 13 2015 - 21:12:45 +*** Kernel: 3.0.0 +*** Compiled: Jul 7 2015 - 10:47:47 *** Compiler: RVCT *** Architecture: ARMv7-ME *** Core Variant: Cortex-M4F @@ -99,47 +99,47 @@ --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.1 (Benchmark, messages #1) ---- Score : 201655 msgs/S, 403310 ctxswc/S +--- Score : 201091 msgs/S, 402182 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.2 (Benchmark, messages #2) ---- Score : 179979 msgs/S, 359958 ctxswc/S +--- Score : 178638 msgs/S, 357276 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.3 (Benchmark, messages #3) ---- Score : 179979 msgs/S, 359958 ctxswc/S +--- Score : 178639 msgs/S, 357278 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.4 (Benchmark, context switch) ---- Score : 628064 ctxswc/S +--- Score : 625336 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.5 (Benchmark, threads, full cycle) ---- Score : 137387 threads/S +--- Score : 137913 threads/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.6 (Benchmark, threads, create only) ---- Score : 196161 threads/S +--- Score : 196697 threads/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.7 (Benchmark, mass reschedule, 5 threads) ---- Score : 57501 reschedules/S, 345006 ctxswc/S +--- Score : 56776 reschedules/S, 340656 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.8 (Benchmark, round robin context switching) ---- Score : 415540 ctxswc/S +--- Score : 403880 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.9 (Benchmark, I/O Queues throughput) ---- Score : 616624 bytes/S +--- Score : 574776 bytes/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.10 (Benchmark, virtual timers set/reset) ---- Score : 380980 timers/S +--- Score : 361832 timers/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.11 (Benchmark, semaphores wait/signal) ---- Score : 854492 wait+signal/S +--- Score : 864752 wait+signal/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.12 (Benchmark, mutexes lock/unlock) @@ -161,3 +161,4 @@ ---------------------------------------------------------------------------- Final result: SUCCESS + diff --git a/doc/rt/reports/STM32F303-72-RVCT.txt b/doc/rt/reports/STM32F303-72-RVCT.txt index a8cced9cb..302331b63 100644 --- a/doc/rt/reports/STM32F303-72-RVCT.txt +++ b/doc/rt/reports/STM32F303-72-RVCT.txt @@ -1,8 +1,8 @@ *** ChibiOS/RT test suite *** -*** Kernel: 3.0.0p3 -*** Compiled: Apr 13 2015 - 21:16:35 +*** Kernel: 3.0.0 +*** Compiled: Jul 7 2015 - 10:55:14 *** Compiler: RVCT *** Architecture: ARMv7-ME *** Core Variant: Cortex-M4 @@ -99,51 +99,51 @@ --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.1 (Benchmark, messages #1) ---- Score : 248249 msgs/S, 496498 ctxswc/S +--- Score : 247396 msgs/S, 494792 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.2 (Benchmark, messages #2) ---- Score : 216195 msgs/S, 432390 ctxswc/S +--- Score : 214903 msgs/S, 429806 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.3 (Benchmark, messages #3) ---- Score : 216195 msgs/S, 432390 ctxswc/S +--- Score : 214903 msgs/S, 429806 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.4 (Benchmark, context switch) ---- Score : 897104 ctxswc/S +--- Score : 887432 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.5 (Benchmark, threads, full cycle) ---- Score : 158225 threads/S +--- Score : 159275 threads/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.6 (Benchmark, threads, create only) ---- Score : 241586 threads/S +--- Score : 239177 threads/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.7 (Benchmark, mass reschedule, 5 threads) ---- Score : 68827 reschedules/S, 412962 ctxswc/S +--- Score : 68695 reschedules/S, 412170 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.8 (Benchmark, round robin context switching) ---- Score : 513320 ctxswc/S +--- Score : 492260 ctxswc/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.9 (Benchmark, I/O Queues throughput) ---- Score : 635696 bytes/S +--- Score : 580584 bytes/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.10 (Benchmark, virtual timers set/reset) ---- Score : 376964 timers/S +--- Score : 363622 timers/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.11 (Benchmark, semaphores wait/signal) ---- Score : 877956 wait+signal/S +--- Score : 864772 wait+signal/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.12 (Benchmark, mutexes lock/unlock) ---- Score : 585304 lock+unlock/S +--- Score : 584116 lock+unlock/S --- Result: SUCCESS ---------------------------------------------------------------------------- --- Test Case 12.13 (Benchmark, RAM footprint) @@ -161,3 +161,4 @@ ---------------------------------------------------------------------------- Final result: SUCCESS + diff --git a/os/common/ports/ARMCMx/compilers/IAR/cstartup.s b/os/common/ports/ARMCMx/compilers/IAR/cstartup.s index 999a6e25c..6e5236f73 100644 --- a/os/common/ports/ARMCMx/compilers/IAR/cstartup.s +++ b/os/common/ports/ARMCMx/compilers/IAR/cstartup.s @@ -70,6 +70,7 @@ __iar_program_start: bl __iar_init_vfp b __cmain + SECTION .text:CODE:NOROOT:REORDER(2) PUBWEAK __early_init __early_init: bx lr diff --git a/os/common/ports/ARMCMx/compilers/IAR/vectors.s b/os/common/ports/ARMCMx/compilers/IAR/vectors.s index d6f4524c6..51110dda9 100644 --- a/os/common/ports/ARMCMx/compilers/IAR/vectors.s +++ b/os/common/ports/ARMCMx/compilers/IAR/vectors.s @@ -684,7 +684,7 @@ __vector_table: #endif PUBLIC _unhandled_exception - SECTION .text:CODE:REORDER(1) + SECTION .text:CODE:NOROOT:REORDER(1) THUMB NMI_Handler -- cgit v1.2.3