aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* Fixed some VMTs with new data.Giovanni Di Sirio2018-02-262-2/+2
* Added back missing revisions in trunk.Giovanni Di Sirio2018-02-2614-319/+340
* Redirected external.Giovanni Di Sirio2018-02-260-0/+0
* Fixed bug #918.Giovanni Di Sirio2018-02-233-5/+16
* Fixed bug #920.Giovanni Di Sirio2018-02-234-7/+11
* Uncommented default handleredolomb2018-02-221-1/+1
* Inverted dmaInit and aicInit edolomb2018-02-221-3/+3
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11535 35acf78f-673a-041...isiora2018-02-211-2/+2
* Now demo works in DDRedolomb2018-02-214-17/+27
* Fixed bug related to spurious interruptedolomb2018-02-211-11/+11
* Added getChannelTransitionSize functionedolomb2018-02-211-0/+14
* AVR: add DAC low level driver for XMEGA128A4U.Theodore Ateba2018-02-213-0/+536
* AVR: Add DAC to the platform support file.Theodore Ateba2018-02-211-0/+1
* Callback invoked on all enabled and pending interrupt sources.isiora2018-02-211-4/+3
* Added default handlers.isiora2018-02-211-3/+20
* Fixed masking of enabled int in the handler. isiora2018-02-211-1/+1
* Fixed bugs on length buffer and transmit queue edolomb2018-02-201-7/+19
* AVR: add DMA low level driver for XMEGA128A4UTheodore Ateba2018-02-203-0/+353
* AVR: Add DMA to the platform support file.Theodore Ateba2018-02-201-0/+1
* Added WDRBT flag in MR register as default to avoid overrun using dma.isiora2018-02-201-775/+779
* Cleanup ISR.isiora2018-02-201-28/+18
* Changed SPI's frequencyedolomb2018-02-201-7/+3
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11517 35acf78f-673a-041...edolomb2018-02-201-2/+2
* Fixed bugs and code optimizededolomb2018-02-201-13/+5
* Removed EXTIv1 from the STM32 platform files.Giovanni Di Sirio2018-02-2011-11/+0
* AVR: Add testhal watchdog demo code.tfateba2018-02-196-0/+1582
* AVR: Add the support of the Watchdog low level driver to the XMEGA128A4U.Theodore Ateba2018-02-193-0/+416
* AVR: Add watchdog to the platform driver file.Theodore Ateba2018-02-191-0/+1
* AVR: Correct a bad comment, and the description and remove a wrong details.Theodore Ateba2018-02-191-5/+3
* AVR: Correct the file name.Theodore Ateba2018-02-191-1/+1
* AVR: Add a testhal demo for XMEGA128U4A for OSLIB test suite.Theodore Ateba2018-02-196-0/+1614
* Removed EXTIv1 from STM32/LLD.Giovanni Di Sirio2018-02-194-426/+0
* Added demo SPI with Flexcomedolomb2018-02-1611-0/+1812
* Changed CH_DBG_THREADS_PROFILING at FALSEedolomb2018-02-161-1/+1
* Commented inclusionedolomb2018-02-161-1/+1
* Commented inclusionedolomb2018-02-161-1/+1
* Added SAMA5D28 platform nameedolomb2018-02-161-0/+3
* git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11500 35acf78f-673a-041...edolomb2018-02-161-6/+6
* XDMAC0 is SECURE and XDMAC1 is NOT SECUREedolomb2018-02-162-114/+76
* Improved TC handling in STM32 USART drivers.Giovanni Di Sirio2018-02-161-3/+4
* AVR: Add a testhal demo for XMEGA128U4A to test the SERIAL low level driver.Theodore Ateba2018-02-126-0/+1615
* AVR: Add a testhal demo for XMEGA128U4A to test the USART low level driver.Theodore Ateba2018-02-126-0/+1619
* AVR: Add USART and SERIAL low level driver to the platform description file.Theodore Ateba2018-02-121-0/+1
* AVR: Add driver.mk file for Usarts and Serials drivers.Theodore Ateba2018-02-121-0/+13
* AVR: Add serial low level driver for ATXMEGA128U4A.Theodore Ateba2018-02-122-0/+1033
* AVR: Add usart low level driver for ATXMEGA128U4A.Theodore Ateba2018-02-122-0/+931
* -Removed macroedolomb2018-02-122-3/+3
* Removed macroedolomb2018-02-121-2/+2
* SAMA5D2-SPI now runs in DDRAMedolomb2018-02-123-144/+201
* SAMA5D2-SERIAL now runs in DDR using FLEXCOM0 as serialedolomb2018-02-127-42/+107
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-03 16:17:39 +0000