blob: 7916b57ae95569bdc39d3757295d3da438569397 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/******************************************************************************
* current.h
*
* Information structure that lives at the bottom of the per-cpu Xen stack.
*/
#ifndef __X86_CURRENT_H__
#define __X86_CURRENT_H__
#include <xen/config.h>
#include <public/xen.h>
#include <asm/page.h>
struct vcpu;
struct cpu_info {
struct cpu_user_regs guest_cpu_user_regs;
unsigned int processor_id;
struct vcpu *current_ed;
};
static inline struct cpu_info *get_cpu_info(void)
{
struct cpu_info *cpu_info;
__asm__ ( "and %%"__OP"sp,%0; or %2,%0"
: "=r" (cpu_info)
: "0" (~(STACK_SIZE-1)), "i" (STACK_SIZE-sizeof(struct cpu_info))
);
return cpu_info;
}
#define get_current() (get_cpu_info()->current_ed)
#define set_current(_ed) (get_cpu_info()->current_ed = (_ed))
#define current (get_current())
#define get_processor_id() (get_cpu_info()->processor_id)
#define set_processor_id(_id) (get_cpu_info()->processor_id = (_id))
#define guest_cpu_user_regs() (&get_cpu_info()->guest_cpu_user_regs)
/*
* Get the bottom-of-stack, as stored in the per-CPU TSS. This actually points
* into the middle of cpu_info.guest_cpu_user_regs, at the section that
* precisely corresponds to a CPU trap frame.
*/
#define get_stack_bottom() \
((unsigned long)&get_cpu_info()->guest_cpu_user_regs.es)
#define reset_stack_and_jump(__fn) \
__asm__ __volatile__ ( \
"mov %0,%%"__OP"sp; jmp "STR(__fn) \
: : "r" (guest_cpu_user_regs()) )
#define schedule_tail(_ed) (((_ed)->arch.schedule_tail)(_ed))
#endif /* __X86_CURRENT_H__ */
|
