aboutsummaryrefslogtreecommitdiffstats
path: root/xen/arch/x86/hvm/vmx
Commit message (Expand)AuthorAgeFilesLines
...
* x86/VMX: fix live migration while enabling APICVJiongxi Li2013-02-182-2/+26
* nEPT: fix INVEPT instruction parameterDongxiao Xu2013-02-041-1/+1
* nEPT: fix EPT pointer setting for L2 guestDongxiao Xu2013-02-041-0/+10
* VMX: disable SMEP feature when guest is in non-paging modeDongxiao Xu2013-01-301-0/+7
* vmx: Simplify cr0 update handling by deferring cr4 changes to the cr4 handler.Keir Fraser2013-01-301-10/+5
* nested vmx: enable VMCS shadowing featureDongxiao Xu2013-01-252-0/+91
* nested vmx: optimize for bulk access of virtual VMCSDongxiao Xu2013-01-252-16/+120
* nested vmx: use VMREAD/VMWRITE to construct vVMCS if enabled VMCS shadowingDongxiao Xu2013-01-252-4/+45
* nested vmx: Use a list to store the launched vvmcs for L1 VMMDongxiao Xu2013-01-251-10/+85
* x86: properly use map_domain_page() in nested HVM codeJan Beulich2013-01-231-22/+26
* nEPT: Expose EPT & VPID capablities to L1 VMMZhang Xiantao2013-01-151-2/+16
* nVMX: virutalize VPID capability to nested VMMZhang Xiantao2013-01-152-3/+59
* nEPT: handle invept instruction from L1 VMMZhang Xiantao2013-01-152-1/+39
* nEPT: Use minimal permission for nested p2mZhang Xiantao2013-01-151-2/+2
* nEPT: Sync PDPTR fields if L2 guest in PAE paging modeZhang Xiantao2013-01-151-1/+9
* nEPT: Try to enable EPT paging for L2 guestZhang Xiantao2013-01-152-14/+56
* EPT: Make ept data structure or operations neutralZhang Xiantao2013-01-152-50/+11
* nested_ept: Implement guest ept's walkerZhang Xiantao2013-01-151-2/+40
* nestedhap: Change nested p2m's walker to vendor-specificZhang Xiantao2013-01-152-1/+15
* nestedhap: Change hostcr3 and p2m->cr3 to meaningful wordsZhang Xiantao2013-01-152-2/+2
* x86/hvm: Remove 32-/64-bit abstraction macros from asm files.Keir Fraser2013-01-141-39/+34
* x86: Assert !in_atomic() before exiting to guest context.Keir Fraser2013-01-141-0/+1
* nested vmx: fix CR0/CR4 emulationDongxiao Xu2013-01-111-25/+103
* nested vmx: synchronize page fault error code match and maskDongxiao Xu2013-01-081-0/+12
* nested vmx: emulate IA32_VMX_MISC MSRDongxiao Xu2013-01-081-1/+2
* nested vmx: nested TPR shadow/threshold emulationDongxiao Xu2012-12-182-3/+44
* VMX: intr.c: remove i386 related codeDongxiao Xu2012-12-121-7/+0
* x86: mark certain items staticJan Beulich2012-12-071-2/+4
* nested vmx: check host ability when intercept MSR readDongxiao Xu2012-12-061-16/+16
* nested vmx: fix interrupt delivery to L2 guestDongxiao Xu2012-12-061-4/+7
* nested vmx: enable PAUSE and RDPMC exiting for L1 VMMDongxiao Xu2012-12-061-0/+2
* nested vmx: enable "Virtualize APIC accesses" feature for L1 VMMDongxiao Xu2012-12-061-1/+26
* nested vmx: enable IA32E mode while do VM entryDongxiao Xu2012-12-061-1/+2
* nested vmx: fix DR access VM exitDongxiao Xu2012-12-061-1/+2
* nested vmx: fix handling of RDTSCDongxiao Xu2012-12-062-1/+2
* nested vmx: fix rflags status in virtual vmexitDongxiao Xu2012-12-061-1/+2
* nested vmx: expose bit 55 of IA32_VMX_BASIC_MSR to guest VMMDongxiao Xu2012-12-062-2/+6
* nested vmx: use literal name instead of hard numbersDongxiao Xu2012-12-061-10/+7
* nested vmx: emulate MSR bitmapsDongxiao Xu2012-12-062-2/+65
* nested vmx: enable load IA32_PERF_GLOBAL_CTRL feature for L1 VMMDongxiao Xu2012-11-301-4/+14
* nested vmx: enable load and save IA32_EFER feature for L1 VMMDongxiao Xu2012-11-301-3/+7
* nested vmx: enable load and save IA32_PAT feature for L1 VMMDongxiao Xu2012-11-301-4/+18
* nested vmx: enable save VMX-preemption timer feature for L1 VMMDongxiao Xu2012-11-301-4/+4
* nested vmx: enable VMX-preemption timer for L1 VMMDongxiao Xu2012-11-301-2/+16
* nested vmx: enable Descriptor-table exiting for L1 VMMDongxiao Xu2012-11-301-1/+7
* nested vmx: enable secondary processor-based VM-Execution controlsDongxiao Xu2012-11-302-4/+29
* nested vmx: enable NMI-window exiting for L1 VMMDongxiao Xu2012-11-301-1/+2
* nested vmx: enable Monitor Trap Flag for L1 VMMDongxiao Xu2012-11-301-2/+8
* x86: consolidate frame state manipulation functionsJan Beulich2012-10-041-43/+5
* x86/Intel: add further support for Ivy Bridge CPU modelsJan Beulich2012-10-022-1/+4