1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
|
/**
* \file
*
* \brief SAM SystemControl
*
* Copyright (c) 2016-2018 Microchip Technology Inc. and its subsidiaries.
*
* \asf_license_start
*
* \page License
*
* Subject to your compliance with these terms, you may use Microchip
* software and any derivatives exclusively with Microchip products.
* It is your responsibility to comply with third party license terms applicable
* to your use of third party software (including open source software) that
* may accompany Microchip software.
*
* THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES,
* WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
* INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
* AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT WILL MICROCHIP BE
* LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
* LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE
* SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE
* POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
* ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY
* RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
* THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
*
* \asf_license_stop
*
*/
#ifdef _SAML22_SystemControl_COMPONENT_
#ifndef _HRI_SystemControl_L22_H_INCLUDED_
#define _HRI_SystemControl_L22_H_INCLUDED_
#ifdef __cplusplus
extern "C" {
#endif
#include <stdbool.h>
#include <hal_atomic.h>
#if defined(ENABLE_SystemControl_CRITICAL_SECTIONS)
#define SystemControl_CRITICAL_SECTION_ENTER() CRITICAL_SECTION_ENTER()
#define SystemControl_CRITICAL_SECTION_LEAVE() CRITICAL_SECTION_LEAVE()
#else
#define SystemControl_CRITICAL_SECTION_ENTER()
#define SystemControl_CRITICAL_SECTION_LEAVE()
#endif
typedef uint32_t hri_systemcontrol_aircr_reg_t;
typedef uint32_t hri_systemcontrol_ccr_reg_t;
typedef uint32_t hri_systemcontrol_cpuid_reg_t;
typedef uint32_t hri_systemcontrol_dfsr_reg_t;
typedef uint32_t hri_systemcontrol_icsr_reg_t;
typedef uint32_t hri_systemcontrol_scr_reg_t;
typedef uint32_t hri_systemcontrol_shcsr_reg_t;
typedef uint32_t hri_systemcontrol_shpr2_reg_t;
typedef uint32_t hri_systemcontrol_shpr3_reg_t;
typedef uint32_t hri_systemcontrol_vtor_reg_t;
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_get_CPUID_REVISION_bf(const void *const hw,
hri_systemcontrol_cpuid_reg_t mask)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_REVISION(mask)) >> 0;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_read_CPUID_REVISION_bf(const void *const hw)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_REVISION_Msk) >> 0;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_get_CPUID_PARTNO_bf(const void *const hw,
hri_systemcontrol_cpuid_reg_t mask)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_PARTNO(mask)) >> 4;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_read_CPUID_PARTNO_bf(const void *const hw)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_PARTNO_Msk) >> 4;
}
static inline hri_systemcontrol_cpuid_reg_t
hri_systemcontrol_get_CPUID_ARCHITECTURE_bf(const void *const hw, hri_systemcontrol_cpuid_reg_t mask)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_ARCHITECTURE(mask)) >> 16;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_read_CPUID_ARCHITECTURE_bf(const void *const hw)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_ARCHITECTURE_Msk) >> 16;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_get_CPUID_VARIANT_bf(const void *const hw,
hri_systemcontrol_cpuid_reg_t mask)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_VARIANT(mask)) >> 20;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_read_CPUID_VARIANT_bf(const void *const hw)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_VARIANT_Msk) >> 20;
}
static inline hri_systemcontrol_cpuid_reg_t
hri_systemcontrol_get_CPUID_IMPLEMENTER_bf(const void *const hw, hri_systemcontrol_cpuid_reg_t mask)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_IMPLEMENTER(mask)) >> 24;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_read_CPUID_IMPLEMENTER_bf(const void *const hw)
{
return (((Systemcontrol *)hw)->CPUID.reg & SystemControl_CPUID_IMPLEMENTER_Msk) >> 24;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_get_CPUID_reg(const void *const hw,
hri_systemcontrol_cpuid_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->CPUID.reg;
tmp &= mask;
return tmp;
}
static inline hri_systemcontrol_cpuid_reg_t hri_systemcontrol_read_CPUID_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->CPUID.reg;
}
static inline bool hri_systemcontrol_get_CCR_UNALIGN_TRP_bit(const void *const hw)
{
return (((Systemcontrol *)hw)->CCR.reg & SystemControl_CCR_UNALIGN_TRP) >> 3;
}
static inline bool hri_systemcontrol_get_CCR_STKALIGN_bit(const void *const hw)
{
return (((Systemcontrol *)hw)->CCR.reg & SystemControl_CCR_STKALIGN) >> 9;
}
static inline hri_systemcontrol_ccr_reg_t hri_systemcontrol_get_CCR_reg(const void *const hw,
hri_systemcontrol_ccr_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->CCR.reg;
tmp &= mask;
return tmp;
}
static inline hri_systemcontrol_ccr_reg_t hri_systemcontrol_read_CCR_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->CCR.reg;
}
static inline void hri_systemcontrol_set_ICSR_reg(const void *const hw, hri_systemcontrol_icsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->ICSR.reg |= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_icsr_reg_t hri_systemcontrol_get_ICSR_reg(const void *const hw,
hri_systemcontrol_icsr_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->ICSR.reg;
tmp &= mask;
return tmp;
}
static inline void hri_systemcontrol_write_ICSR_reg(const void *const hw, hri_systemcontrol_icsr_reg_t data)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->ICSR.reg = data;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_clear_ICSR_reg(const void *const hw, hri_systemcontrol_icsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->ICSR.reg &= ~mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_toggle_ICSR_reg(const void *const hw, hri_systemcontrol_icsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->ICSR.reg ^= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_icsr_reg_t hri_systemcontrol_read_ICSR_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->ICSR.reg;
}
static inline void hri_systemcontrol_set_VTOR_reg(const void *const hw, hri_systemcontrol_vtor_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->VTOR.reg |= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_vtor_reg_t hri_systemcontrol_get_VTOR_reg(const void *const hw,
hri_systemcontrol_vtor_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->VTOR.reg;
tmp &= mask;
return tmp;
}
static inline void hri_systemcontrol_write_VTOR_reg(const void *const hw, hri_systemcontrol_vtor_reg_t data)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->VTOR.reg = data;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_clear_VTOR_reg(const void *const hw, hri_systemcontrol_vtor_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->VTOR.reg &= ~mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_toggle_VTOR_reg(const void *const hw, hri_systemcontrol_vtor_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->VTOR.reg ^= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_vtor_reg_t hri_systemcontrol_read_VTOR_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->VTOR.reg;
}
static inline void hri_systemcontrol_set_AIRCR_reg(const void *const hw, hri_systemcontrol_aircr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->AIRCR.reg |= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_aircr_reg_t hri_systemcontrol_get_AIRCR_reg(const void *const hw,
hri_systemcontrol_aircr_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->AIRCR.reg;
tmp &= mask;
return tmp;
}
static inline void hri_systemcontrol_write_AIRCR_reg(const void *const hw, hri_systemcontrol_aircr_reg_t data)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->AIRCR.reg = data;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_clear_AIRCR_reg(const void *const hw, hri_systemcontrol_aircr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->AIRCR.reg &= ~mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_toggle_AIRCR_reg(const void *const hw, hri_systemcontrol_aircr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->AIRCR.reg ^= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_aircr_reg_t hri_systemcontrol_read_AIRCR_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->AIRCR.reg;
}
static inline void hri_systemcontrol_set_SCR_reg(const void *const hw, hri_systemcontrol_scr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SCR.reg |= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_scr_reg_t hri_systemcontrol_get_SCR_reg(const void *const hw,
hri_systemcontrol_scr_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->SCR.reg;
tmp &= mask;
return tmp;
}
static inline void hri_systemcontrol_write_SCR_reg(const void *const hw, hri_systemcontrol_scr_reg_t data)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SCR.reg = data;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_clear_SCR_reg(const void *const hw, hri_systemcontrol_scr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SCR.reg &= ~mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_toggle_SCR_reg(const void *const hw, hri_systemcontrol_scr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SCR.reg ^= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_scr_reg_t hri_systemcontrol_read_SCR_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->SCR.reg;
}
static inline void hri_systemcontrol_set_SHPR2_reg(const void *const hw, hri_systemcontrol_shpr2_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHPR2.reg |= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_shpr2_reg_t hri_systemcontrol_get_SHPR2_reg(const void *const hw,
hri_systemcontrol_shpr2_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->SHPR2.reg;
tmp &= mask;
return tmp;
}
static inline void hri_systemcontrol_write_SHPR2_reg(const void *const hw, hri_systemcontrol_shpr2_reg_t data)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHPR2.reg = data;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_clear_SHPR2_reg(const void *const hw, hri_systemcontrol_shpr2_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHPR2.reg &= ~mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_toggle_SHPR2_reg(const void *const hw, hri_systemcontrol_shpr2_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHPR2.reg ^= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_shpr2_reg_t hri_systemcontrol_read_SHPR2_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->SHPR2.reg;
}
static inline void hri_systemcontrol_set_SHPR3_reg(const void *const hw, hri_systemcontrol_shpr3_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHPR3.reg |= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_shpr3_reg_t hri_systemcontrol_get_SHPR3_reg(const void *const hw,
hri_systemcontrol_shpr3_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->SHPR3.reg;
tmp &= mask;
return tmp;
}
static inline void hri_systemcontrol_write_SHPR3_reg(const void *const hw, hri_systemcontrol_shpr3_reg_t data)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHPR3.reg = data;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_clear_SHPR3_reg(const void *const hw, hri_systemcontrol_shpr3_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHPR3.reg &= ~mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_toggle_SHPR3_reg(const void *const hw, hri_systemcontrol_shpr3_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHPR3.reg ^= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_shpr3_reg_t hri_systemcontrol_read_SHPR3_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->SHPR3.reg;
}
static inline void hri_systemcontrol_set_SHCSR_reg(const void *const hw, hri_systemcontrol_shcsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHCSR.reg |= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_shcsr_reg_t hri_systemcontrol_get_SHCSR_reg(const void *const hw,
hri_systemcontrol_shcsr_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->SHCSR.reg;
tmp &= mask;
return tmp;
}
static inline void hri_systemcontrol_write_SHCSR_reg(const void *const hw, hri_systemcontrol_shcsr_reg_t data)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHCSR.reg = data;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_clear_SHCSR_reg(const void *const hw, hri_systemcontrol_shcsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHCSR.reg &= ~mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_toggle_SHCSR_reg(const void *const hw, hri_systemcontrol_shcsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->SHCSR.reg ^= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_shcsr_reg_t hri_systemcontrol_read_SHCSR_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->SHCSR.reg;
}
static inline void hri_systemcontrol_set_DFSR_reg(const void *const hw, hri_systemcontrol_dfsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->DFSR.reg |= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_dfsr_reg_t hri_systemcontrol_get_DFSR_reg(const void *const hw,
hri_systemcontrol_dfsr_reg_t mask)
{
uint32_t tmp;
tmp = ((Systemcontrol *)hw)->DFSR.reg;
tmp &= mask;
return tmp;
}
static inline void hri_systemcontrol_write_DFSR_reg(const void *const hw, hri_systemcontrol_dfsr_reg_t data)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->DFSR.reg = data;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_clear_DFSR_reg(const void *const hw, hri_systemcontrol_dfsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->DFSR.reg &= ~mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline void hri_systemcontrol_toggle_DFSR_reg(const void *const hw, hri_systemcontrol_dfsr_reg_t mask)
{
SystemControl_CRITICAL_SECTION_ENTER();
((Systemcontrol *)hw)->DFSR.reg ^= mask;
SystemControl_CRITICAL_SECTION_LEAVE();
}
static inline hri_systemcontrol_dfsr_reg_t hri_systemcontrol_read_DFSR_reg(const void *const hw)
{
return ((Systemcontrol *)hw)->DFSR.reg;
}
#ifdef __cplusplus
}
#endif
#endif /* _HRI_SystemControl_L22_H_INCLUDED */
#endif /* _SAML22_SystemControl_COMPONENT_ */
|
