summaryrefslogtreecommitdiffstats
path: root/watch-library/watch/watch_extint.c
diff options
context:
space:
mode:
Diffstat (limited to 'watch-library/watch/watch_extint.c')
-rw-r--r--watch-library/watch/watch_extint.c100
1 files changed, 89 insertions, 11 deletions
diff --git a/watch-library/watch/watch_extint.c b/watch-library/watch/watch_extint.c
index 19f6041a..421700bc 100644
--- a/watch-library/watch/watch_extint.c
+++ b/watch-library/watch/watch_extint.c
@@ -22,18 +22,96 @@
* SOFTWARE.
*/
- void watch_enable_buttons() {
- EXTERNAL_IRQ_0_init();
+void watch_enable_external_interrupts() {
+ // Configure EIC to use GCLK3 (the 32.768 kHz crystal)
+ hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, GCLK_PCHCTRL_GEN_GCLK3_Val | (1 << GCLK_PCHCTRL_CHEN_Pos));
+ // Enable AHB clock for the EIC
+ hri_mclk_set_APBAMASK_EIC_bit(MCLK);
+ // call HAL's external interrupt init function
+ ext_irq_init();
}
-void watch_register_button_callback(const uint8_t pin, ext_irq_cb_t callback) {
- if (pin == BTN_ALARM) {
- gpio_set_pin_direction(BTN_ALARM, GPIO_DIRECTION_IN);
- gpio_set_pin_pull_mode(BTN_ALARM, GPIO_PULL_DOWN);
- gpio_set_pin_function(BTN_ALARM, PINMUX_PA02G_RTC_IN2);
- btn_alarm_callback = callback;
- _extwake_register_callback(&CALENDAR_0.device, extwake_callback);
- } else {
- ext_irq_register(pin, callback);
+void watch_disable_external_interrupts() {
+ ext_irq_deinit();
+ hri_mclk_clear_APBAMASK_EIC_bit(MCLK);
+}
+
+void watch_register_interrupt_callback(const uint8_t pin, ext_irq_cb_t callback, watch_interrupt_trigger trigger) {
+ uint32_t pinmux;
+ hri_eic_config_reg_t config = hri_eic_get_CONFIG_reg(EIC, 0, 0xFFFFFFFF);
+
+ switch (pin) {
+ case A4:
+ // same steps for each: determine the correct pin mux...
+ pinmux = PINMUX_PB00A_EIC_EXTINT0;
+ // ...clear out the configuration for this EIC channel...
+ config &= ~EIC_CONFIG_SENSE0_Msk;
+ // ...and reconfigure it with our new trigger value.
+ config |= EIC_CONFIG_SENSE0(trigger);
+ break;
+ case A1:
+ pinmux = PINMUX_PB01A_EIC_EXTINT1;
+ config &= ~EIC_CONFIG_SENSE1_Msk;
+ config |= EIC_CONFIG_SENSE1(trigger);
+ break;
+ case BTN_ALARM:
+ gpio_set_pin_pull_mode(pin, GPIO_PULL_DOWN);
+ pinmux = PINMUX_PA02A_EIC_EXTINT2;
+ config &= ~EIC_CONFIG_SENSE2_Msk;
+ config |= EIC_CONFIG_SENSE2(trigger);
+ break;
+ case A2:
+ pinmux = PINMUX_PB02A_EIC_EXTINT2;
+ config &= ~EIC_CONFIG_SENSE2_Msk;
+ config |= EIC_CONFIG_SENSE2(trigger);
+ break;
+ case A3:
+ pinmux = PINMUX_PB03A_EIC_EXTINT3;
+ config &= ~EIC_CONFIG_SENSE3_Msk;
+ config |= EIC_CONFIG_SENSE3(trigger);
+ break;
+ case A0:
+ pinmux = PINMUX_PB04A_EIC_EXTINT4;
+ config &= ~EIC_CONFIG_SENSE4_Msk;
+ config |= EIC_CONFIG_SENSE4(trigger);
+ break;
+ case BTN_LIGHT:
+ gpio_set_pin_pull_mode(pin, GPIO_PULL_DOWN);
+ pinmux = PINMUX_PA22A_EIC_EXTINT6;
+ config &= ~EIC_CONFIG_SENSE6_Msk;
+ config |= EIC_CONFIG_SENSE6(trigger);
+ break;
+ case BTN_MODE:
+ gpio_set_pin_pull_mode(pin, GPIO_PULL_DOWN);
+ pinmux = PINMUX_PA23A_EIC_EXTINT7;
+ config &= ~EIC_CONFIG_SENSE7_Msk;
+ config |= EIC_CONFIG_SENSE7(trigger);
+ break;
+ default:
+ return;
+ }
+
+ gpio_set_pin_direction(pin, GPIO_DIRECTION_IN);
+ gpio_set_pin_function(pin, pinmux);
+
+ // EIC configuration register is enable-protected, so we have to disable it first...
+ if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
+ hri_eic_clear_CTRLA_ENABLE_bit(EIC);
+ // ...and wait for it to synchronize.
+ hri_eic_wait_for_sync(EIC, EIC_SYNCBUSY_ENABLE);
}
+ // now update the configuration...
+ hri_eic_write_CONFIG_reg(EIC, 0, config);
+ // ...and re-enable the EIC
+ hri_eic_set_CTRLA_ENABLE_bit(EIC);
+
+ ext_irq_register(pin, callback);
+}
+
+inline void watch_register_button_callback(const uint8_t pin, ext_irq_cb_t callback) {
+ watch_register_interrupt_callback(pin, callback, INTERRUPT_TRIGGER_RISING);
+}
+
+inline void watch_enable_buttons() {
+ watch_enable_external_interrupts();
}