summaryrefslogtreecommitdiffstats
path: root/watch-library/include/instance/pac.h
diff options
context:
space:
mode:
Diffstat (limited to 'watch-library/include/instance/pac.h')
-rw-r--r--watch-library/include/instance/pac.h66
1 files changed, 0 insertions, 66 deletions
diff --git a/watch-library/include/instance/pac.h b/watch-library/include/instance/pac.h
deleted file mode 100644
index cc3d94d5..00000000
--- a/watch-library/include/instance/pac.h
+++ /dev/null
@@ -1,66 +0,0 @@
-/**
- * \file
- *
- * \brief Instance description for PAC
- *
- * Copyright (c) 2018 Microchip Technology Inc.
- *
- * \asf_license_start
- *
- * \page License
- *
- * SPDX-License-Identifier: Apache-2.0
- *
- * Licensed under the Apache License, Version 2.0 (the "License"); you may
- * not use this file except in compliance with the License.
- * You may obtain a copy of the Licence at
- *
- * http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing, software
- * distributed under the License is distributed on an AS IS BASIS, WITHOUT
- * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
- * See the License for the specific language governing permissions and
- * limitations under the License.
- *
- * \asf_license_stop
- *
- */
-
-#ifndef _SAML22_PAC_INSTANCE_
-#define _SAML22_PAC_INSTANCE_
-
-/* ========== Register definition for PAC peripheral ========== */
-#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
-#define REG_PAC_WRCTRL (0x40000000) /**< \brief (PAC) Write control */
-#define REG_PAC_EVCTRL (0x40000004) /**< \brief (PAC) Event control */
-#define REG_PAC_INTENCLR (0x40000008) /**< \brief (PAC) Interrupt enable clear */
-#define REG_PAC_INTENSET (0x40000009) /**< \brief (PAC) Interrupt enable set */
-#define REG_PAC_INTFLAGAHB (0x40000010) /**< \brief (PAC) Bridge interrupt flag status */
-#define REG_PAC_INTFLAGA (0x40000014) /**< \brief (PAC) Peripheral interrupt flag status - Bridge A */
-#define REG_PAC_INTFLAGB (0x40000018) /**< \brief (PAC) Peripheral interrupt flag status - Bridge B */
-#define REG_PAC_INTFLAGC (0x4000001C) /**< \brief (PAC) Peripheral interrupt flag status - Bridge C */
-#define REG_PAC_STATUSA (0x40000034) /**< \brief (PAC) Peripheral write protection status - Bridge A */
-#define REG_PAC_STATUSB (0x40000038) /**< \brief (PAC) Peripheral write protection status - Bridge B */
-#define REG_PAC_STATUSC (0x4000003C) /**< \brief (PAC) Peripheral write protection status - Bridge C */
-#else
-#define REG_PAC_WRCTRL (*(RwReg *)0x40000000UL) /**< \brief (PAC) Write control */
-#define REG_PAC_EVCTRL (*(RwReg8 *)0x40000004UL) /**< \brief (PAC) Event control */
-#define REG_PAC_INTENCLR (*(RwReg8 *)0x40000008UL) /**< \brief (PAC) Interrupt enable clear */
-#define REG_PAC_INTENSET (*(RwReg8 *)0x40000009UL) /**< \brief (PAC) Interrupt enable set */
-#define REG_PAC_INTFLAGAHB (*(RwReg *)0x40000010UL) /**< \brief (PAC) Bridge interrupt flag status */
-#define REG_PAC_INTFLAGA (*(RwReg *)0x40000014UL) /**< \brief (PAC) Peripheral interrupt flag status - Bridge A */
-#define REG_PAC_INTFLAGB (*(RwReg *)0x40000018UL) /**< \brief (PAC) Peripheral interrupt flag status - Bridge B */
-#define REG_PAC_INTFLAGC (*(RwReg *)0x4000001CUL) /**< \brief (PAC) Peripheral interrupt flag status - Bridge C */
-#define REG_PAC_STATUSA (*(RoReg *)0x40000034UL) /**< \brief (PAC) Peripheral write protection status - Bridge A */
-#define REG_PAC_STATUSB (*(RoReg *)0x40000038UL) /**< \brief (PAC) Peripheral write protection status - Bridge B */
-#define REG_PAC_STATUSC (*(RoReg *)0x4000003CUL) /**< \brief (PAC) Peripheral write protection status - Bridge C */
-#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
-
-/* ========== Instance parameters for PAC peripheral ========== */
-#define PAC_CLK_AHB_DOMAIN // Clock domain of AHB clock
-#define PAC_CLK_AHB_ID 7 // AHB clock index
-#define PAC_HPB_NUM 3 // Number of bridges AHB/APB
-#define PAC_INTFLAG_NUM 4 // Number of intflag registers
-
-#endif /* _SAML22_PAC_INSTANCE_ */