summaryrefslogtreecommitdiffstats
path: root/watch-library/include
diff options
context:
space:
mode:
authorJoey Castillo <jose.castillo@gmail.com>2021-09-13 09:48:31 -0400
committerJoey Castillo <jose.castillo@gmail.com>2021-09-13 09:48:31 -0400
commit66d45c521edded56ef867b4fe89759d2bce7b75f (patch)
treea6a239de4224b63873c2793493345f11f8ac5583 /watch-library/include
parent71e411d8609b940ebd42b6aeaaad7d1ce106a424 (diff)
downloadSensor-Watch-66d45c521edded56ef867b4fe89759d2bce7b75f.tar.gz
Sensor-Watch-66d45c521edded56ef867b4fe89759d2bce7b75f.tar.bz2
Sensor-Watch-66d45c521edded56ef867b4fe89759d2bce7b75f.zip
implement ADC functionality
Diffstat (limited to 'watch-library/include')
-rw-r--r--watch-library/include/component/adc.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/watch-library/include/component/adc.h b/watch-library/include/component/adc.h
index 468160c0..f51dc639 100644
--- a/watch-library/include/component/adc.h
+++ b/watch-library/include/component/adc.h
@@ -344,6 +344,7 @@ typedef union {
#define ADC_INPUTCTRL_MUXNEG_AIN5_Val _U_(0x5) /**< \brief (ADC_INPUTCTRL) ADC AIN5 Pin */
#define ADC_INPUTCTRL_MUXNEG_AIN6_Val _U_(0x6) /**< \brief (ADC_INPUTCTRL) ADC AIN6 Pin */
#define ADC_INPUTCTRL_MUXNEG_AIN7_Val _U_(0x7) /**< \brief (ADC_INPUTCTRL) ADC AIN7 Pin */
+#define ADC_INPUTCTRL_MUXNEG_GND_Val _U_(0x18) /**< \brief (ADC_INPUTCTRL) Internal GND */
#define ADC_INPUTCTRL_MUXNEG_AIN0 (ADC_INPUTCTRL_MUXNEG_AIN0_Val << ADC_INPUTCTRL_MUXNEG_Pos)
#define ADC_INPUTCTRL_MUXNEG_AIN1 (ADC_INPUTCTRL_MUXNEG_AIN1_Val << ADC_INPUTCTRL_MUXNEG_Pos)
#define ADC_INPUTCTRL_MUXNEG_AIN2 (ADC_INPUTCTRL_MUXNEG_AIN2_Val << ADC_INPUTCTRL_MUXNEG_Pos)
@@ -352,6 +353,7 @@ typedef union {
#define ADC_INPUTCTRL_MUXNEG_AIN5 (ADC_INPUTCTRL_MUXNEG_AIN5_Val << ADC_INPUTCTRL_MUXNEG_Pos)
#define ADC_INPUTCTRL_MUXNEG_AIN6 (ADC_INPUTCTRL_MUXNEG_AIN6_Val << ADC_INPUTCTRL_MUXNEG_Pos)
#define ADC_INPUTCTRL_MUXNEG_AIN7 (ADC_INPUTCTRL_MUXNEG_AIN7_Val << ADC_INPUTCTRL_MUXNEG_Pos)
+#define ADC_INPUTCTRL_MUXNEG_GND (ADC_INPUTCTRL_MUXNEG_GND_Val << ADC_INPUTCTRL_MUXNEG_Pos)
#define ADC_INPUTCTRL_MASK _U_(0x1F1F) /**< \brief (ADC_INPUTCTRL) MASK Register */
/* -------- ADC_CTRLC : (ADC Offset: 0x0A) (R/W 16) Control C -------- */