aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/dts/mt7621_ubnt_edgerouter-x-sfp.dts
blob: c00eb52c7cc48ba04f3e74987b19b70979ac10c5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
#include "mt7621_ubnt_edgerouter-x.dtsi"

/ {
	model = "Ubiquiti EdgeRouter X SFP";
	compatible = "ubnt,edgerouter-x-sfp", "mediatek,mt7621-soc";

	sfp_eth5: sfp_eth5 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c>;
		mod-def0-gpio = <&expander0 5 GPIO_ACTIVE_LOW>;
		maximum-power-milliwatt = <1000>;
	};
};

&i2c {
	status = "okay";

	/*
	 * PCA9655 GPIO expander
	 *  0-POE power port eth0
	 *  1-POE power port eth1
	 *  2-POE power port eth2
	 *  3-POE power port eth3
	 *  4-POE power port eth4
	 *  5-SFP_MOD_DEF0#
	 *  6-
	 *  7-
	 *  8-Pull up to VCC
	 *  9-Pull down to GND
	 * 10-Pull down to GND
	 * 11-Pull down to GND
	 * 12-Pull down to GND
	 * 13-Pull down to GND
	 * 14-Pull down to GND
	 * 15-Pull down to GND
	 */
	expander0: pca9555@25 {
		compatible = "nxp,pca9555";
		interrupt-parent = <&gpio>;
		interrupts = <8 IRQ_TYPE_EDGE_FALLING>;
		gpio-controller;
		#gpio-cells = <2>;
		reg = <0x25>;
	};
};

&gpio {
	sfp_i2c_clk_gate {
		gpio-hog;
		gpios = <7 GPIO_ACTIVE_LOW>;
		output-high;
	};
};

&mdio {
	ephy7: ethernet-phy@7 {
		reg = <7>;
		sfp = <&sfp_eth5>;
	};
};

&rgmii2_pins {
	rgmii2 {
		function = "gpio";
	};
};

&switch0 {
	ports {
		port@5 {
			reg = <5>;
			label = "eth5";
			phy-handle = <&ephy7>;
			phy-mode = "rgmii-rxid";
			nvmem-cells = <&macaddr_factory_22>;
			nvmem-cell-names = "mac-address";
			mac-address-increment = <5>;
		};
	};
};