aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/dts/MAC1200RV2.dts
blob: 7d13621135c79386dc5cb68020bc126d47479c0a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
/dts-v1/;

#include "mt7628an.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "mercury,mac1200r-v2", "mediatek,mt7628an-soc";
	model = "Mercury MAC1200R v2";

	aliases {
		led-boot = &led_status;
		led-failsafe = &led_status;
		led-running = &led_status;
		led-upgrade = &led_status;
	};

	chosen {
		bootargs = "console=ttyS0,57600";
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x2000000>;
	};

	leds {
		compatible = "gpio-leds";
		led_status: status {
			label = "mac1200rv2:green:status";
			gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
		};
	};
};

&spi0 {
	status = "okay";

	m25p80@0 {
		compatible = "jedec,spi-nor";
		reg = <0 0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x1d800>;
			};

			factory: partition@1d800 {
				label = "factory_info";
				reg = <0x1d800 0x800>;
				read-only;
			};

			art: partition@1e000 {
				label = "art";
				reg = <0x1e000 0x2000>;
				read-only;
			};

			partition@20000 {
				label = "config";
				reg = <0x20000 0x10000>;
			};

			partition@30000 {
				label = "u-boot2";
				reg = <0x30000 0x10000>;
			};

			partition@40000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x40000 0x7c0000>;
			};
		};
	};
};

&ethernet {
	pinctrl-names = "default";
	mtd-mac-address = <&factory 0xd>;
	mediatek,portmap = "llllw";
};

&wmac {
	status = "okay";
	ralink,mtd-eeprom = <&art 0x0>;
};

&pcie {
	status = "okay";
};

&pcie0 {
	mt76@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&art 0x1000>;
		ieee80211-freq-limit = <5000000 6000000>;
	};
};