aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/dts/ArcherC20v4.dts
blob: f0ae2bebaf2606d5dc5a21f0501ffa492d0d8f05 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
/dts-v1/;

#include "TPLINK-8M.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	compatible = "tplink,c20-v4", "mediatek,mt7628an-soc";
	model = "TP-Link Archer C20 v4";

	aliases {
		led-boot = &led_power;
		led-failsafe = &led_power;
		led-running = &led_power;
		led-upgrade = &led_power;
	};

	gpio-leds {
		compatible = "gpio-leds";

		lan {
			label = "c20-v4:green:lan";
			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
		};

		led_power: power {
			label = "c20-v4:green:power";
			gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
		};

		wan {
			label = "c20-v4:green:wan";
			gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
		};

		wan_orange {
			label = "c20-v4:orange:wan";
			gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
		};

		wlan5g {
			label = "c20-v4:green:wlan5g";
			gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
		};

		wlan2g {
			label = "c20-v4:green:wlan2g";
			gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
		};

		wps {
			label = "c20-v4:green:wps";
			gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
		};
	};

	gpio-keys-polled {
		compatible = "gpio-keys-polled";
		poll-interval = <20>;

		reset {
			label = "reset";
			gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};

		rfkill {
			label = "rfkill";
			gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RFKILL>;
		};
	};
};

&wmac {
	mtd-mac-address-increment = <(-2)>;
};

&ethernet {
	mediatek,portmap = "wllll";
};

&pinctrl {
	state_default: pinctrl0 {
		gpio {
			ralink,group = "i2s", "refclk", "p0led_an", "p1led_an", "p2led_an", "p3led_an", "p4led_an", "wdt";
			ralink,function = "gpio";
		};
	};
};

&pcie {
	status = "okay";
};

&pcie0 {
	mt76@0,0 {
		reg = <0x0000 0 0 0 0>;
		mediatek,mtd-eeprom = <&factory 0x28000>;
		ieee80211-freq-limit = <5000000 6000000>;
		mtd-mac-address = <&factory 0xf100>;
		mtd-mac-address-increment = <(-1)>;
	};
};