aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/brcm63xx/patches-3.14/558-board_AR1004G.patch
blob: 32823e8a864bb2b1464adcd1fc6bebeadb31b45c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
From: "mexit@o2.pl" <mexit@o2.pl>
Date: Sun, 24 Nov 2013 21:33:38 +0000
Subject: [PATCH 4/5] brcm63xx: add support for Asmax AR 1004g router

Support for Asmax AR 1004g router

Signed-off-by: Adrian Feliks <mexit@o2.pl>
---
--- a/arch/mips/bcm63xx/boards/board_bcm963xx.c
+++ b/arch/mips/bcm63xx/boards/board_bcm963xx.c
@@ -1424,6 +1424,51 @@ static struct board_info __initdata boar
 	},
 };
 
+static struct board_info __initdata board_96348gw_10_AR1004G = {
+	.name				= "AR1004G",
+	.expected_cpu_id		= 0x6348,
+
+	.has_uart0			= 1,
+	.has_enet1			= 1,
+	.has_pci			= 1,
+	
+	.enet1 = {
+		.has_phy		= 1,
+		.phy_id			= 0,
+		.force_speed_100	= 1,
+		.force_duplex_full	= 1,
+	},
+
+	.leds = {
+		{
+			.name		= "AR1004G:green:inet",
+			.gpio		= 3,
+			.active_low	= 1,
+		},
+		{
+			.name		= "AR1004G:green:power",
+			.gpio		= 0,
+			.active_low	= 1,
+		},
+		{
+			.name		= "AR1004G:red:power",
+			.gpio		= 6,
+			.active_low	= 1,
+		},
+	},
+
+	.buttons = {
+		{
+			.desc		= "reset",
+			.gpio		= 33,
+			.active_low	= 1,
+			.type		= EV_KEY,
+			.code		= KEY_RESTART,
+			.debounce_interval = BCM963XX_KEYS_DEBOUNCE_INTERVAL,
+		},
+	},
+};
+
 
 /* BT Voyager 2110 */
 static struct board_info __initdata board_V2110 = {
@@ -4221,6 +4266,7 @@ static const struct board_info __initcon
 	&board_96348A_122,
 	&board_CPVA502plus,
 	&board_96348W3,
+	&board_96348gw_10_AR1004G,
 #endif
 
 #ifdef CONFIG_BCM63XX_CPU_6358
@@ -4278,6 +4324,7 @@ static struct of_device_id const bcm963x
 	{ .compatible = "brcm,bcm96345gw2", .data = &board_96345gw2, },
 #endif
 #ifdef CONFIG_BCM63XX_CPU_6348
+	{ .compatible = "asmax,ar1004g", .data = &board_96348gw_10_AR1004G, },
 	{ .compatible = "belkin,f5d7633", .data = &board_96348gw_10, },
 	{ .compatible = "brcm,bcm96348r", .data = &board_96348r, },
 	{ .compatible = "brcm,bcm96348gw-10", .data = &board_96348gw_10, },
uot;allwinner,sun4i-pll5-clk"; reg = <0x01c20020 0x4>; @@ -98,7 +101,7 @@ clock-output-names = "pll5_ddr", "pll5_other"; }; - pll6: pll6@01c20028 { + pll6: clk@01c20028 { #clock-cells = <1>; compatible = "allwinner,sun4i-pll6-clk"; reg = <0x01c20028 0x4>; @@ -111,6 +114,7 @@ compatible = "allwinner,sun4i-cpu-clk"; reg = <0x01c20054 0x4>; clocks = <&osc32k>, <&osc24M>, <&pll1>, <&pll6 1>; + clock-output-names = "cpu"; }; axi: axi@01c20054 { @@ -118,6 +122,7 @@ compatible = "allwinner,sun4i-axi-clk"; reg = <0x01c20054 0x4>; clocks = <&cpu>; + clock-output-names = "axi"; }; ahb: ahb@01c20054 { @@ -125,9 +130,10 @@ compatible = "allwinner,sun4i-ahb-clk"; reg = <0x01c20054 0x4>; clocks = <&axi>; + clock-output-names = "ahb"; }; - ahb_gates: ahb_gates@01c20060 { + ahb_gates: clk@01c20060 { #clock-cells = <1>; compatible = "allwinner,sun7i-a20-ahb-gates-clk"; reg = <0x01c20060 0x8>; @@ -152,9 +158,10 @@ compatible = "allwinner,sun4i-apb0-clk"; reg = <0x01c20054 0x4>; clocks = <&ahb>; + clock-output-names = "apb0"; }; - apb0_gates: apb0_gates@01c20068 { + apb0_gates: clk@01c20068 { #clock-cells = <1>; compatible = "allwinner,sun7i-a20-apb0-gates-clk"; reg = <0x01c20068 0x4>; @@ -170,6 +177,7 @@ compatible = "allwinner,sun4i-apb1-mux-clk"; reg = <0x01c20058 0x4>; clocks = <&osc24M>, <&pll6 1>, <&osc32k>; + clock-output-names = "apb1_mux"; }; apb1: apb1@01c20058 { @@ -177,9 +185,10 @@ compatible = "allwinner,sun4i-apb1-clk"; reg = <0x01c20058 0x4>; clocks = <&apb1_mux>; + clock-output-names = "apb1"; }; - apb1_gates: apb1_gates@01c2006c { + apb1_gates: clk@01c2006c { #clock-cells = <1>; compatible = "allwinner,sun7i-a20-apb1-gates-clk"; reg = <0x01c2006c 0x4>;