aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ath79/patches-5.10/0040-ath79-sgmii-config.patch
blob: 4c2b94899aed2f2ee45520f9b0979e17034c7191 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
From: David Bauer <mail@david-bauer.net>
Subject: [PATCH] ath79: force SGMII SerDes mode to MAC operation

The mode on the SGMII SerDes on the QCA9563 is 1000 Base-X by default.
This only allows for 1000 Mbit/s links, however when used with an SGMII
PHY in 100 Mbit/s link mode, the link remains dead.

This strictly has nothing to do with the SerDes calibration, however it
is done at the same point in the QCA reference U-Boot which is the
blueprint for everything happening here. As the current state is more or
less a hack, this should be fine.

This fixes the issues outlined above on a TP-Link EAP-225 Outdoor.

Reported-by: Tom Herbers <freifunk@tomherbers.de>
Tested-by: Tom Herbers <freifunk@tomherbers.de>
Submitted-by: David Bauer <mail@david-bauer.net>
---
 arch/mips/include/asm/mach-ath79/ar71xx_regs.h           | 1 +
 1 files changed, 1 insertion(+)

--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
@@ -1376,5 +1376,6 @@
 
 #define QCA956X_SGMII_CONFIG_MODE_CTRL_SHIFT	0
 #define QCA956X_SGMII_CONFIG_MODE_CTRL_MASK	0x7
+#define QCA956X_SGMII_CONFIG_MODE_CTRL_SGMII_MAC	0x2
 
 #endif /* __ASM_MACH_AR71XX_REGS_H */