aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ath79/dts/qca9563_tplink_deco-m4r-v1.dts
blob: 26bb9069108eab41068923e2358e461696513180 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

#include "qca956x.dtsi"

/ {
	compatible = "tplink,deco-m4r-v1", "qca,qca9563";
	model = "TP-Link Deco M4R v1";

	aliases {
		led-boot = &led_power;
		led-failsafe = &led_power;
		led-running = &led_power;
		led-upgrade = &led_power;
	};

	leds {
		compatible = "gpio-leds";

		wlan2g {
			label = "red:wlan2g";
			gpios = <&gpio 1 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "phy1tpt";
		};
		
		led_power: power {
			label = "green:power";
			gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		wlan5g {
			label = "blue:wlan5g";
			gpios = <&gpio 9 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "phy0tpt";
		};
	};


	keys {
		compatible = "gpio-keys";
		
		reset {
			label = "Reset button";
			linux,code = <KEY_RESTART>;
			gpios = <&gpio 2 GPIO_ACTIVE_LOW>;
			debounce-interval = <60>;
		};
	};
};

&pcie {
	status = "okay";
};

&mdio0 {
	status = "okay";
	phy-mask = <0>;

	phy0: ethernet-phy@0 {
		reg = <0>;
		phy-mode = "sgmii";
		qca,mib-poll-interval = <500>;

		qca,ar8327-initvals = <
			0x04 0x00080080 /* PORT0 PAD MODE CTRL */
			0x7c 0x0000007e /* PORT0_STATUS */
			>;
	};
};

&spi {
	status = "okay";
	num-cs = <1>;

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <25000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;
			
			uboot: partition@0 {
				label = "u-boot";
				reg = <0x000000 0x080000>;
				read-only;
			};
			
			partition@80000 {
				compatible = "denx,uimage";
				label = "firmware";
				reg = <0x080000 0xe00000>;
			};
			
			partition@e80000 {
				label = "product-info";
				reg = <0xe80000 0x05000>;
				read-only;
			};

			config: partition@e85000 {
				label = "config";
				reg = <0xe85000 0x16b000>;
				read-only;
			};
			
			art: partition@ff0000 {
				label = "art";
				reg = <0xff0000 0x010000>;
				read-only;
			};
		};
	};
};

&eth0 {
	status = "okay";

	phy-mode = "sgmii";
	phy-handle = <&phy0>;
	
	nvmem-cells = <&macaddr_config_8>;
	nvmem-cell-names = "mac-address";
};

&wmac {
	status = "okay";

	mtd-cal-data = <&art 0x1000>;
	nvmem-cells = <&macaddr_config_8>;
	nvmem-cell-names = "mac-address";
};

&config {
	compatible = "nvmem-cells";
	#address-cells = <1>;
	#size-cells = <1>;

	macaddr_config_8: macaddr@8 {
		reg = <0x8 0x6>;
	};
};