aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ar71xx/files/arch/mips/ath79/mach-gs-minibox-v32.c
blob: 469c6f39ea378559331e1910155d165858acbb19 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
/*
 * Atheros GS_MINIBOX_V3.2 reference board support
 *
 * Copyright (c) 2018 OpenWRT.org
 * Copyright (c) 2013 The Linux Foundation. All rights reserved.
 * Copyright (c) 2012 Gabor Juhos <juhosg@openwrt.org>
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 *
 */

#include <linux/pci.h>
#include <linux/platform_device.h>
#include <linux/ath9k_platform.h>
#include <linux/ar8216_platform.h>

#include <asm/mach-ath79/ar71xx_regs.h>

#include "common.h"
#include "dev-eth.h"
#include "dev-ap9x-pci.h"
#include "dev-gpio-buttons.h"
#include "dev-leds-gpio.h"
#include "dev-m25p80.h"
#include "dev-spi.h"
#include "dev-usb.h"
#include "dev-wmac.h"
#include "machtypes.h"
#include "pci.h"

#define GS_MINIBOX_V3_GPIO_LED_STATUS	14
#define GS_MINIBOX_V3_GPIO_BTN_RST	17
#define GS_MINIBOX_V3_KEYS_POLL_INTERVAL	20	/* msecs */
#define GS_MINIBOX_V3_KEYS_DEBOUNCE_INTERVAL	(3 * GS_MINIBOX_V3_KEYS_POLL_INTERVAL)
#define GS_MINIBOX_V3_MAC0_OFFSET	0
#define GS_MINIBOX_V3_MAC1_OFFSET	6
#define GS_MINIBOX_V3_WMAC_CALDATA_OFFSET	0x1000

static const char *gs_minibox_v3_part_probes[] = {
	"tp-link",
	NULL,
};

static struct flash_platform_data gs_minibox_v3_flash_data = {
	.part_probes  = gs_minibox_v3_part_probes,
};

static struct gpio_led gs_minibox_v3_leds_gpio[] __initdata = {
	{
	.name		= "minibox_v3.2:green:system",
	.gpio		= GS_MINIBOX_V3_GPIO_LED_STATUS,
	.active_low	= 1,
	},
};

static struct gpio_keys_button gs_minibox_v3_gpio_keys[] __initdata = {
	{
	.desc		= "reset button",
	.type		= EV_KEY,
	.code		= KEY_RESTART,
	.debounce_interval = GS_MINIBOX_V3_KEYS_DEBOUNCE_INTERVAL,
	.gpio		= GS_MINIBOX_V3_GPIO_BTN_RST,
	.active_low	= 1,
	},
};

static void __init gs_minibox_v3_gpio_led_setup(void)
{
	ath79_register_leds_gpio(-1, ARRAY_SIZE(gs_minibox_v3_leds_gpio),
		gs_minibox_v3_leds_gpio);
	ath79_register_gpio_keys_polled(-1, GS_MINIBOX_V3_KEYS_POLL_INTERVAL,
	ARRAY_SIZE(gs_minibox_v3_gpio_keys),
	gs_minibox_v3_gpio_keys);
}

static void __init gs_minibox_v3_setup(void)
{
	u8 *art = (u8 *) KSEG1ADDR(0x1fff0000);

	ath79_register_m25p80(&gs_minibox_v3_flash_data);
	gs_minibox_v3_gpio_led_setup();

	ath79_register_usb();

	ath79_register_wmac(art + GS_MINIBOX_V3_WMAC_CALDATA_OFFSET, NULL);
	ath79_register_mdio(0, 0x0);
	ath79_register_mdio(1, 0x0);

	ath79_init_mac(ath79_eth0_data.mac_addr, art + GS_MINIBOX_V3_MAC0_OFFSET, 0);
	ath79_init_mac(ath79_eth1_data.mac_addr, art + GS_MINIBOX_V3_MAC1_OFFSET, 0);

	/* WAN port */
	ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_MII;
	ath79_eth0_data.speed = SPEED_100;
	ath79_eth0_data.duplex = DUPLEX_FULL;
	ath79_eth0_data.phy_mask = BIT(4);
	ath79_register_eth(0);

  /* LAN ports */
	ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_GMII;
	ath79_eth1_data.speed = SPEED_1000;
	ath79_eth1_data.duplex = DUPLEX_FULL;
	ath79_switch_data.phy_poll_mask |= BIT(4);
	ath79_switch_data.phy4_mii_en = 1;
	ath79_register_eth(1);

	ath79_register_pci();
}

MIPS_MACHINE(ATH79_MACH_GS_MINIBOX_V32, "MINIBOX-V3.2", "Minibox V3.2",
	gs_minibox_v3_setup);