--- a/arch/mips/bcm63xx/boards/board_bcm963xx.c +++ b/arch/mips/bcm63xx/boards/board_bcm963xx.c @@ -1929,6 +1929,53 @@ static struct board_info __initdata boar .num_spis = ARRAY_SIZE(DGND3700v1_3800B_spi_devices), }; +static struct board_info __initdata board_HG655b = { + .name = "HW65x", + .expected_cpu_id = 0x6368, + + .has_uart0 = 1, + .has_pci = 1, + .has_ohci0 = 1, + .has_ehci0 = 1, + .num_usbh_ports = 2, + + .has_caldata = 1, + .caldata = { + { + .vendor = PCI_VENDOR_ID_RALINK, + .caldata_offset = 0x7c0000, + .slot = 1, + .eeprom = "rt2x00.eeprom", + }, + }, + + .has_enetsw = 1, + .enetsw = { + .used_ports = { + [0] = { + .used = 1, + .phy_id = 1, + .name = "port1", + }, + [1] = { + .used = 1, + .phy_id = 2, + .name = "port2", + }, + [2] = { + .used = 1, + .phy_id = 3, + .name = "port3", + }, + [3] = { + .used = 1, + .phy_id = 4, + .name = "port4", + }, + }, + }, +}; + static struct sprom_fixup __initdata vr3025u_fixups[] = { { .offset = 97, .value = 0xfeb3 }, { .offset = 98, .value = 0x1618 }, @@ -2379,6 +2426,7 @@ static const struct board_info __initcon &board_96368mvwg, &board_96368mvngr, &board_DGND3700v1_3800B, + &board_HG655b, &board_P870HW51A_V2, &board_VR3025u, &board_VR3025un, @@ -2482,6 +2530,7 @@ static struct of_device_id const bcm963x { .compatible = "comtrend,vr-3025u", .data = &board_VR3025u, }, { .compatible = "comtrend,vr-3025un", .data = &board_VR3025un, }, { .compatible = "comtrend,wap-5813n", .data = &board_WAP5813n, }, + { .compatible = "huawei,hg655b", .data = &board_HG655b, }, { .compatible = "netgear,dgnd3700v1", .data = &board_DGND3700v1_3800B, }, { .compatible = "zyxel,p870hw-51a-v2", .data = &board_P870HW51A_V2, }, #endif 1fd6dbb26398a91ee3966a94b212de225ce'>refslogtreecommitdiffstats
path: root/package/iw/Makefile
blob: 5f314a7adf1451769e3068f3dc2eac043663f1b9 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48