From 0e5d67d483ced4e4d4022916cbad158d484b0a70 Mon Sep 17 00:00:00 2001 From: Yangbo Lu Date: Fri, 17 Feb 2017 22:21:56 +0800 Subject: layerscape: add LS1043A Rev1.1 support Backport kernel patches for LS1043A Rev1.1 support from upstream, patchwork, and SDK. And update to latest u-boot to support LS1043A Rev1.1. Signed-off-by: Yangbo Lu --- .../3231-arm-dts-ls1021a-share-all-MSIs.patch | 42 ++++++++++++++++++++++ 1 file changed, 42 insertions(+) create mode 100644 target/linux/layerscape/patches-4.4/3231-arm-dts-ls1021a-share-all-MSIs.patch (limited to 'target/linux/layerscape/patches-4.4/3231-arm-dts-ls1021a-share-all-MSIs.patch') diff --git a/target/linux/layerscape/patches-4.4/3231-arm-dts-ls1021a-share-all-MSIs.patch b/target/linux/layerscape/patches-4.4/3231-arm-dts-ls1021a-share-all-MSIs.patch new file mode 100644 index 0000000000..828022f1a7 --- /dev/null +++ b/target/linux/layerscape/patches-4.4/3231-arm-dts-ls1021a-share-all-MSIs.patch @@ -0,0 +1,42 @@ +From 190ae222ef6ded27021620afdc3f5a36861d3625 Mon Sep 17 00:00:00 2001 +From: Minghuan Lian +Date: Tue, 17 Jan 2017 17:32:38 +0800 +Subject: [PATCH 07/13] arm: dts: ls1021a: share all MSIs + +Cherry-pick patchwork patch. + +In order to maximize the use of MSI, a PCIe controller will share +all MSI controllers. The patch changes msi-parent to refer to all +MSI controller dts nodes. + +Signed-off-by: Minghuan Lian +Signed-off-by: Yangbo Lu +--- + arch/arm/boot/dts/ls1021a.dtsi | 4 ++-- + 1 file changed, 2 insertions(+), 2 deletions(-) + +diff --git a/arch/arm/boot/dts/ls1021a.dtsi b/arch/arm/boot/dts/ls1021a.dtsi +index a2a3e8e..bf4ffeb 100644 +--- a/arch/arm/boot/dts/ls1021a.dtsi ++++ b/arch/arm/boot/dts/ls1021a.dtsi +@@ -568,7 +568,7 @@ + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ +- msi-parent = <&msi1>; ++ msi-parent = <&msi1>, <&msi2>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>, +@@ -591,7 +591,7 @@ + bus-range = <0x0 0xff>; + ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000 /* downstream I/O */ + 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ +- msi-parent = <&msi2>; ++ msi-parent = <&msi1>, <&msi2>; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0000 0 0 1 &gic GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>, +-- +2.1.0.27.g96db324 + -- cgit v1.2.3