From 3f8a4260564d70bd2df9b417b4d03ec39422b8f5 Mon Sep 17 00:00:00 2001 From: Felix Fietkau Date: Sun, 17 Jan 2016 19:55:10 +0000 Subject: lantiq: Configure the PCIe reset GPIO using OF After the latest pinctrl backports there are only 50 (instead of 56 as before) GPIOs/pins exported (thus the first GPIO on VRX200 SoCs is now 462, before it was 456). This means that any hardcoded GPIOs have to be adjusted. This broke the PCIe driver (which seems to be the only driver which uses hardcoded GPIO numbers), it only reports: ifx_pcie_wait_phy_link_up timeout ifx_pcie_wait_phy_link_up timeout ifx_pcie_wait_phy_link_up timeout ifx_pcie_wait_phy_link_up timeout ifx_pcie_wait_phy_link_up timeout pcie_rc_initialize link up failed!!!!! To prevent more of these issues in the future we remove the hardcoded PCIe reset GPIO definition and simply pass it via device-tree (like the PCI driver does). Signed-off-by: Martin Blumenstingl SVN-Revision: 48285 --- target/linux/lantiq/dts/vr9.dtsi | 1 + 1 file changed, 1 insertion(+) (limited to 'target/linux/lantiq/dts/vr9.dtsi') diff --git a/target/linux/lantiq/dts/vr9.dtsi b/target/linux/lantiq/dts/vr9.dtsi index 8f9635807e..2330bf1c21 100644 --- a/target/linux/lantiq/dts/vr9.dtsi +++ b/target/linux/lantiq/dts/vr9.dtsi @@ -175,6 +175,7 @@ interrupt-parent = <&icu0>; interrupts = <161 144>; compatible = "lantiq,pcie-xrx200"; + gpio-reset = <&gpio 38 0>; }; pci0: pci@E105400 { -- cgit v1.2.3