aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/octeon
Commit message (Expand)AuthorAgeFilesLines
* target: globally disable BSD process accountingJo-Philipp Wich2011-10-252-2/+0
* fill maintainer infos for a couple of targetsFlorian Fainelli2011-05-061-0/+1
* kernel: Update to version 2.6.37.6Hauke Mehrtens2011-04-031-1/+1
* global cflags: remove -funit-at-a-time, it is ignored by recent compilers. in...Felix Fietkau2011-03-261-1/+1
* upgrade to 2.6.37.4Imre Kaloz2011-03-186-65/+17
* enable SYSRQ for all targets, remove overrides from brcm63xx, octeon and omap...Jo-Philipp Wich2010-08-302-2/+0
* add 2.6.34 supportFlorian Fainelli2010-08-014-0/+377
* massive: replace occurences of .$(LINUX_KMOD_SUFFIX) with .ko after r21950Claudio Mignanti2010-07-121-2/+2
* package/kernel: move target specific modules to their own target filesNicolas Thill2010-04-241-0/+39
* remove simulator profileFlorian Fainelli2010-04-222-18/+0
* define a shared IMG_PREFIX variable used as a basename for image files, it co...Nicolas Thill2010-04-121-4/+4
* do *not* enable CONFIG_PCI in generic config, but on targets where it makes s...Nicolas Thill2010-03-111-0/+1
* clean up handling of some kernel symbolsImre Kaloz2010-02-111-1/+0
* re-sort all target and subtarget config filesImre Kaloz2010-02-111-24/+24
* move generic config and patches directory to be 2.6.30 specificFlorian Fainelli2010-02-0421-0/+0
* refresh no_module_reloc.patch for mips64 targetsFlorian Fainelli2010-01-291-44/+81
* replace the hostapd preselection with a wpad preselection to enable proper cl...Felix Fietkau2010-01-231-1/+1
* update to 2.6.30, refresh patchesFlorian Fainelli2009-12-041-1/+1
* kernel: move CONFIG_MIPS_FPU_EMU to generic kernel configFelix Fietkau2009-11-291-1/+0
* revert the 027-mips_module_reloc.patch patch for mips64 targets until we fix ...Florian Fainelli2009-11-291-0/+335
* resync kernel configurationFlorian Fainelli2009-11-251-24/+24
* some more Kconfig symbol move..Imre Kaloz2009-11-111-2/+0
* another round of kernel config cleanupsImre Kaloz2009-11-111-3/+0
* sort all target config filesImre Kaloz2009-11-111-25/+25
* update to 2.6.30.9Florian Fainelli2009-10-231-1/+1
* select kmod-usb-octeon in the mototech profileFlorian Fainelli2009-10-091-1/+2
* add support for the dwc_otg USB controllerFlorian Fainelli2009-10-084-1/+17869
* add support for the hardware random number generatorFlorian Fainelli2009-10-082-1/+353
* resync kernel configurationFlorian Fainelli2009-10-081-11/+0
* resync kernel config, do not enable security optionsFlorian Fainelli2009-10-051-11/+1
* kernel: upgrade to 2.6.30.8 and refresh patchesGabor Juhos2009-10-011-1/+1
* switch to gcc-4.4.1 and enabled octeon specific optimizationsFlorian Fainelli2009-09-261-1/+1
* resync kernel configurationFlorian Fainelli2009-09-261-0/+1
* update to latest 2.6.27 and 2.6.30 kernelsImre Kaloz2009-09-171-1/+1
* kernel: get rid of the simple_prom_emulator, it is not really usefulGabor Juhos2009-09-101-1/+1
* update to 2.6.30.6, compile tested on some targets onlyFlorian Fainelli2009-09-091-1/+1
* use 2.6.30.5Florian Fainelli2009-08-171-1/+1
* update to 2.6.30.4Florian Fainelli2009-07-311-1/+1
* switch to 2.6.30.3Florian Fainelli2009-07-271-1/+1
* update to 2.6.30.2Imre Kaloz2009-07-201-1/+1
* update targets to 2.6.30.1, update patchesFlorian Fainelli2009-07-052-2/+2
* add nb5 specific fixups (#5355)Florian Fainelli2009-06-161-0/+21
* fix up the second minipci slot in the wndap330, tooImre Kaloz2009-06-151-0/+15
* use the same i/o schedulers for all targetsImre Kaloz2009-06-151-3/+0
* add a temporary patch to make the wndap330's ethernet workImre Kaloz2009-06-151-0/+62
* refresh patchesImre Kaloz2009-06-152-3/+3
* add a more basic generic profileImre Kaloz2009-06-151-0/+17
* we need CONFIG_NET_SCHED for 802.11nImre Kaloz2009-06-151-1/+0
* IKCONFIG shouldn't be enabled by defaultImre Kaloz2009-06-151-2/+0
* don't override CONFIG_NEW_LEDS in target configsImre Kaloz2009-06-151-1/+0
648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420
(0 0) Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
(0 0) Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
(0 1) Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
(0 1) Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_0
(0 10) Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
(0 10) Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_6
(0 11) Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
(0 11) Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
(0 12) Enable bit of Mux _out_links/OutMux2_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_22
(0 12) Enable bit of Mux _out_links/OutMux2_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_22
(0 13) Enable bit of Mux _out_links/OutMux0_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_6
(0 13) Enable bit of Mux _out_links/OutMux0_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_6
(0 14) Enable bit of Mux _out_links/OutMux7_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_r_7
(0 14) Enable bit of Mux _out_links/OutMux7_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_b_7
(0 15) Enable bit of Mux _out_links/OutMux5_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_46
(0 15) Enable bit of Mux _out_links/OutMux5_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_46
(0 2) Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
(0 2) Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_4
(0 3) Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
(0 3) Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
(0 4) Enable bit of Mux _out_links/OutMux2_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_18
(0 4) Enable bit of Mux _out_links/OutMux2_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_18
(0 5) Enable bit of Mux _out_links/OutMux0_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_2
(0 5) Enable bit of Mux _out_links/OutMux0_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_2
(0 6) Enable bit of Mux _out_links/OutMux7_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_r_5
(0 6) Enable bit of Mux _out_links/OutMux7_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_b_5
(0 7) Enable bit of Mux _out_links/OutMux5_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_42
(0 7) Enable bit of Mux _out_links/OutMux5_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_42
(0 8) Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
(0 8) Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
(0 9) Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
(0 9) Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
(1 0) Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
(1 0) Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
(1 1) Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_8
(1 1) Enable bit of Mux _out_links/OutMux1_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_8
(1 10) Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_10
(1 10) Enable bit of Mux _out_links/OutMux8_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_10
(1 11) Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
(1 11) Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2
(1 12) Enable bit of Mux _out_links/OutMux3_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_30
(1 12) Enable bit of Mux _out_links/OutMux3_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_30
(1 13) Enable bit of Mux _out_links/OutMux1_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_14
(1 13) Enable bit of Mux _out_links/OutMux1_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_14
(1 14) Enable bit of Mux _out_links/OutMux8_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_r_11
(1 14) Enable bit of Mux _out_links/OutMux8_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_b_11
(1 15) Enable bit of Mux _out_links/OutMux6_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_r_3
(1 15) Enable bit of Mux _out_links/OutMux6_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_b_3
(1 2) Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
(1 2) Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
(1 3) Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
(1 3) Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_0
(1 4) Enable bit of Mux _out_links/OutMux3_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_26
(1 4) Enable bit of Mux _out_links/OutMux3_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_26
(1 5) Enable bit of Mux _out_links/OutMux1_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_10
(1 5) Enable bit of Mux _out_links/OutMux1_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_10
(1 6) Enable bit of Mux _out_links/OutMux8_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_r_9
(1 6) Enable bit of Mux _out_links/OutMux8_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_b_9
(1 7) Enable bit of Mux _out_links/OutMux6_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_r_1
(1 7) Enable bit of Mux _out_links/OutMux6_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_b_1
(1 8) Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
(1 8) Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_28
(1 9) Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_12
(1 9) Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
(10 10) routing lc_trk_g0_4 <X> wire_io_cluster/io_1/OUT_ENB
(10 10) routing lc_trk_g0_6 <X> wire_io_cluster/io_1/OUT_ENB
(10 10) routing lc_trk_g1_5 <X> wire_io_cluster/io_1/OUT_ENB
(10 10) routing lc_trk_g1_7 <X> wire_io_cluster/io_1/OUT_ENB
(10 11) routing lc_trk_g0_2 <X> wire_io_cluster/io_1/OUT_ENB
(10 11) routing lc_trk_g0_6 <X> wire_io_cluster/io_1/OUT_ENB
(10 11) routing lc_trk_g1_3 <X> wire_io_cluster/io_1/OUT_ENB
(10 11) routing lc_trk_g1_7 <X> wire_io_cluster/io_1/OUT_ENB
(10 14) routing lc_trk_g0_4 <X> wire_io_cluster/io_1/D_OUT_1
(10 14) routing lc_trk_g0_6 <X> wire_io_cluster/io_1/D_OUT_1
(10 14) routing lc_trk_g1_5 <X> wire_io_cluster/io_1/D_OUT_1
(10 14) routing lc_trk_g1_7 <X> wire_io_cluster/io_1/D_OUT_1
(10 15) routing lc_trk_g0_2 <X> wire_io_cluster/io_1/D_OUT_1
(10 15) routing lc_trk_g0_6 <X> wire_io_cluster/io_1/D_OUT_1
(10 15) routing lc_trk_g1_3 <X> wire_io_cluster/io_1/D_OUT_1
(10 15) routing lc_trk_g1_7 <X> wire_io_cluster/io_1/D_OUT_1
(10 4) routing lc_trk_g0_5 <X> wire_io_cluster/io_0/OUT_ENB
(10 4) routing lc_trk_g0_7 <X> wire_io_cluster/io_0/OUT_ENB
(10 4) routing lc_trk_g1_4 <X> wire_io_cluster/io_0/OUT_ENB
(10 4) routing lc_trk_g1_6 <X> wire_io_cluster/io_0/OUT_ENB
(10 5) routing lc_trk_g0_3 <X> wire_io_cluster/io_0/OUT_ENB
(10 5) routing lc_trk_g0_7 <X> wire_io_cluster/io_0/OUT_ENB
(10 5) routing lc_trk_g1_2 <X> wire_io_cluster/io_0/OUT_ENB
(10 5) routing lc_trk_g1_6 <X> wire_io_cluster/io_0/OUT_ENB
(10 8) routing lc_trk_g0_5 <X> wire_io_cluster/io_0/D_OUT_1
(10 8) routing lc_trk_g0_7 <X> wire_io_cluster/io_0/D_OUT_1
(10 8) routing lc_trk_g1_4 <X> wire_io_cluster/io_0/D_OUT_1
(10 8) routing lc_trk_g1_6 <X> wire_io_cluster/io_0/D_OUT_1
(10 9) routing lc_trk_g0_3 <X> wire_io_cluster/io_0/D_OUT_1
(10 9) routing lc_trk_g0_7 <X> wire_io_cluster/io_0/D_OUT_1
(10 9) routing lc_trk_g1_2 <X> wire_io_cluster/io_0/D_OUT_1
(10 9) routing lc_trk_g1_6 <X> wire_io_cluster/io_0/D_OUT_1
(11 0) routing span4_horz_1 <X> span4_vert_t_12
(11 0) routing span4_horz_r_0 <X> span4_horz_l_12
(11 0) routing span4_vert_1 <X> span4_horz_l_12
(11 0) routing span4_vert_b_0 <X> span4_vert_t_12
(11 1) routing span4_horz_1 <X> span4_horz_25
(11 1) routing span4_horz_l_12 <X> span4_vert_25
(11 1) routing span4_vert_1 <X> span4_vert_25
(11 1) routing span4_vert_t_12 <X> span4_horz_25
(11 10) routing lc_trk_g1_1 <X> wire_io_cluster/io_1/OUT_ENB
(11 10) routing lc_trk_g1_3 <X> wire_io_cluster/io_1/OUT_ENB
(11 10) routing lc_trk_g1_5 <X> wire_io_cluster/io_1/OUT_ENB
(11 10) routing lc_trk_g1_7 <X> wire_io_cluster/io_1/OUT_ENB
(11 11) Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
(11 11) Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
(11 11) Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
(11 11) Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
(11 11) Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
(11 11) Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
(11 11) Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
(11 11) Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
(11 12) routing span4_horz_19 <X> span4_vert_t_15
(11 12) routing span4_horz_r_3 <X> span4_horz_l_15
(11 12) routing span4_vert_19 <X> span4_horz_l_15
(11 12) routing span4_vert_b_3 <X> span4_vert_t_15
(11 13) routing span4_horz_19 <X> span4_horz_43
(11 13) routing span4_horz_l_15 <X> span4_vert_43
(11 13) routing span4_vert_19 <X> span4_vert_43
(11 13) routing span4_vert_t_15 <X> span4_horz_43
(11 14) routing lc_trk_g1_1 <X> wire_io_cluster/io_1/D_OUT_1
(11 14) routing lc_trk_g1_3 <X> wire_io_cluster/io_1/D_OUT_1
(11 14) routing lc_trk_g1_5 <X> wire_io_cluster/io_1/D_OUT_1
(11 14) routing lc_trk_g1_7 <X> wire_io_cluster/io_1/D_OUT_1
(11 15) Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g0_0 wire_io_cluster/io_1/D_OUT_1
(11 15) Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g0_2 wire_io_cluster/io_1/D_OUT_1
(11 15) Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g0_4 wire_io_cluster/io_1/D_OUT_1
(11 15) Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g0_6 wire_io_cluster/io_1/D_OUT_1
(11 15) Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g1_1 wire_io_cluster/io_1/D_OUT_1
(11 15) Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g1_3 wire_io_cluster/io_1/D_OUT_1
(11 15) Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g1_5 wire_io_cluster/io_1/D_OUT_1
(11 15) Enable bit of Mux _io_cluster/in_mux1_2 => lc_trk_g1_7 wire_io_cluster/io_1/D_OUT_1
(11 2) routing span4_horz_7 <X> span4_vert_t_13
(11 2) routing span4_horz_r_1 <X> span4_horz_l_13
(11 2) routing span4_vert_7 <X> span4_horz_l_13
(11 2) routing span4_vert_b_1 <X> span4_vert_t_13
(11 3) routing span4_horz_7 <X> span4_horz_31
(11 3) routing span4_horz_l_13 <X> span4_vert_31
(11 3) routing span4_vert_7 <X> span4_vert_31
(11 3) routing span4_vert_t_13 <X> span4_horz_31
(11 4) routing lc_trk_g1_0 <X> wire_io_cluster/io_0/OUT_ENB
(11 4) routing lc_trk_g1_2 <X> wire_io_cluster/io_0/OUT_ENB
(11 4) routing lc_trk_g1_4 <X> wire_io_cluster/io_0/OUT_ENB
(11 4) routing lc_trk_g1_6 <X> wire_io_cluster/io_0/OUT_ENB
(11 5) Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
(11 5) Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
(11 5) Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
(11 5) Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
(11 5) Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
(11 5) Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
(11 5) Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
(11 5) Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
(11 6) routing span4_horz_13 <X> span4_vert_t_14
(11 6) routing span4_horz_r_2 <X> span4_horz_l_14
(11 6) routing span4_vert_13 <X> span4_horz_l_14
(11 6) routing span4_vert_b_2 <X> span4_vert_t_14
(11 7) routing span4_horz_13 <X> span4_horz_37
(11 7) routing span4_horz_l_14 <X> span4_vert_37
(11 7) routing span4_vert_13 <X> span4_vert_37
(11 7) routing span4_vert_t_14 <X> span4_horz_37
(11 8) routing lc_trk_g1_0 <X> wire_io_cluster/io_0/D_OUT_1
(11 8) routing lc_trk_g1_2 <X> wire_io_cluster/io_0/D_OUT_1
(11 8) routing lc_trk_g1_4 <X> wire_io_cluster/io_0/D_OUT_1
(11 8) routing lc_trk_g1_6 <X> wire_io_cluster/io_0/D_OUT_1
(11 9) Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g0_1 wire_io_cluster/io_0/D_OUT_1
(11 9) Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g0_3 wire_io_cluster/io_0/D_OUT_1
(11 9) Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g0_5 wire_io_cluster/io_0/D_OUT_1
(11 9) Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g0_7 wire_io_cluster/io_0/D_OUT_1
(11 9) Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_0 wire_io_cluster/io_0/D_OUT_1
(11 9) Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_2 wire_io_cluster/io_0/D_OUT_1
(11 9) Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_4 wire_io_cluster/io_0/D_OUT_1
(11 9) Enable bit of Mux _io_cluster/in_mux0_2 => lc_trk_g1_6 wire_io_cluster/io_0/D_OUT_1
(12 0) routing span4_horz_1 <X> span4_vert_t_12
(12 0) routing span4_horz_25 <X> span4_vert_t_12
(12 0) routing span4_vert_1 <X> span4_horz_l_12
(12 0) routing span4_vert_25 <X> span4_horz_l_12
(12 1) routing span4_horz_1 <X> span4_horz_25
(12 1) routing span4_horz_r_0 <X> span4_vert_25
(12 1) routing span4_vert_1 <X> span4_vert_25
(12 1) routing span4_vert_b_0 <X> span4_horz_25
(12 10) routing lc_trk_g1_0 <X> wire_io_cluster/io_1/D_OUT_0
(12 10) routing lc_trk_g1_2 <X> wire_io_cluster/io_1/D_OUT_0
(12 10) routing lc_trk_g1_4 <X> wire_io_cluster/io_1/D_OUT_0
(12 10) routing lc_trk_g1_6 <X> wire_io_cluster/io_1/D_OUT_0
(12 11) routing lc_trk_g0_3 <X> wire_io_cluster/io_1/D_OUT_0
(12 11) routing lc_trk_g0_7 <X> wire_io_cluster/io_1/D_OUT_0
(12 11) routing lc_trk_g1_2 <X> wire_io_cluster/io_1/D_OUT_0
(12 11) routing lc_trk_g1_6 <X> wire_io_cluster/io_1/D_OUT_0
(12 12) routing span4_horz_19 <X> span4_vert_t_15
(12 12) routing span4_horz_43 <X> span4_vert_t_15
(12 12) routing span4_vert_19 <X> span4_horz_l_15
(12 12) routing span4_vert_43 <X> span4_horz_l_15
(12 13) routing span4_horz_19 <X> span4_horz_43
(12 13) routing span4_horz_r_3 <X> span4_vert_43
(12 13) routing span4_vert_19 <X> span4_vert_43
(12 13) routing span4_vert_b_3 <X> span4_horz_43
(12 14) routing glb_netwk_2 <X> wire_io_cluster/io_1/outclk
(12 14) routing glb_netwk_3 <X> wire_io_cluster/io_1/outclk
(12 14) routing glb_netwk_6 <X> wire_io_cluster/io_1/outclk
(12 14) routing glb_netwk_7 <X> wire_io_cluster/io_1/outclk
(12 14) routing lc_trk_g1_1 <X> wire_io_cluster/io_1/outclk
(12 14) routing lc_trk_g1_4 <X> wire_io_cluster/io_1/outclk
(12 15) routing glb_netwk_1 <X> wire_io_cluster/io_1/outclk
(12 15) routing glb_netwk_3 <X> wire_io_cluster/io_1/outclk
(12 15) routing glb_netwk_5 <X> wire_io_cluster/io_1/outclk
(12 15) routing glb_netwk_7 <X> wire_io_cluster/io_1/outclk
(12 15) routing lc_trk_g0_4 <X> wire_io_cluster/io_1/outclk
(12 15) routing lc_trk_g1_4 <X> wire_io_cluster/io_1/outclk
(12 2) routing span4_horz_31 <X> span4_vert_t_13
(12 2) routing span4_horz_7 <X> span4_vert_t_13
(12 2) routing span4_vert_31 <X> span4_horz_l_13
(12 2) routing span4_vert_7 <X> span4_horz_l_13
(12 3) routing span4_horz_7 <X> span4_horz_31
(12 3) routing span4_horz_r_1 <X> span4_vert_31
(12 3) routing span4_vert_7 <X> span4_vert_31
(12 3) routing span4_vert_b_1 <X> span4_horz_31
(12 4) routing lc_trk_g1_1 <X> wire_io_cluster/io_0/D_OUT_0
(12 4) routing lc_trk_g1_3 <X> wire_io_cluster/io_0/D_OUT_0
(12 4) routing lc_trk_g1_5 <X> wire_io_cluster/io_0/D_OUT_0
(12 4) routing lc_trk_g1_7 <X> wire_io_cluster/io_0/D_OUT_0
(12 5) routing lc_trk_g0_2 <X> wire_io_cluster/io_0/D_OUT_0
(12 5) routing lc_trk_g0_6 <X> wire_io_cluster/io_0/D_OUT_0
(12 5) routing lc_trk_g1_3 <X> wire_io_cluster/io_0/D_OUT_0
(12 5) routing lc_trk_g1_7 <X> wire_io_cluster/io_0/D_OUT_0
(12 6) routing span4_horz_13 <X> span4_vert_t_14
(12 6) routing span4_horz_37 <X> span4_vert_t_14
(12 6) routing span4_vert_13 <X> span4_horz_l_14
(12 6) routing span4_vert_37 <X> span4_horz_l_14
(12 7) routing span4_horz_13 <X> span4_horz_37
(12 7) routing span4_horz_r_2 <X> span4_vert_37
(12 7) routing span4_vert_13 <X> span4_vert_37
(12 7) routing span4_vert_b_2 <X> span4_horz_37
(12 8) routing glb_netwk_2 <X> wire_io_cluster/io_1/inclk
(12 8) routing glb_netwk_3 <X> wire_io_cluster/io_1/inclk
(12 8) routing glb_netwk_6 <X> wire_io_cluster/io_1/inclk
(12 8) routing glb_netwk_7 <X> wire_io_cluster/io_1/inclk
(12 8) routing lc_trk_g1_0 <X> wire_io_cluster/io_1/inclk
(12 8) routing lc_trk_g1_3 <X> wire_io_cluster/io_1/inclk
(12 9) routing glb_netwk_1 <X> wire_io_cluster/io_1/inclk
(12 9) routing glb_netwk_3 <X> wire_io_cluster/io_1/inclk
(12 9) routing glb_netwk_5 <X> wire_io_cluster/io_1/inclk
(12 9) routing glb_netwk_7 <X> wire_io_cluster/io_1/inclk
(12 9) routing lc_trk_g0_3 <X> wire_io_cluster/io_1/inclk
(12 9) routing lc_trk_g1_3 <X> wire_io_cluster/io_1/inclk
(13 0) routing span4_horz_25 <X> span4_horz_1
(13 0) routing span4_horz_r_0 <X> span4_vert_1
(13 0) routing span4_vert_25 <X> span4_vert_1
(13 0) routing span4_vert_b_0 <X> span4_horz_1
(13 1) routing span4_horz_1 <X> span4_vert_b_0
(13 1) routing span4_horz_25 <X> span4_vert_b_0
(13 1) routing span4_vert_1 <X> span4_horz_r_0
(13 1) routing span4_vert_25 <X> span4_horz_r_0
(13 10) routing lc_trk_g0_5 <X> wire_io_cluster/io_1/D_OUT_0
(13 10) routing lc_trk_g0_7 <X> wire_io_cluster/io_1/D_OUT_0
(13 10) routing lc_trk_g1_4 <X> wire_io_cluster/io_1/D_OUT_0
(13 10) routing lc_trk_g1_6 <X> wire_io_cluster/io_1/D_OUT_0
(13 11) Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
(13 11) Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
(13 11) Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
(13 11) Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
(13 11) Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
(13 11) Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
(13 11) Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
(13 11) Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
(13 12) routing span4_horz_43 <X> span4_horz_19
(13 12) routing span4_horz_r_3 <X> span4_vert_19
(13 12) routing span4_vert_43 <X> span4_vert_19
(13 12) routing span4_vert_b_3 <X> span4_horz_19
(13 13) routing span4_horz_19 <X> span4_vert_b_3
(13 13) routing span4_horz_43 <X> span4_vert_b_3
(13 13) routing span4_vert_19 <X> span4_horz_r_3
(13 13) routing span4_vert_43 <X> span4_horz_r_3
(13 14) routing lc_trk_g0_1 <X> wire_io_cluster/io_1/outclk
(13 14) routing lc_trk_g0_4 <X> wire_io_cluster/io_1/outclk
(13 14) routing lc_trk_g1_1 <X> wire_io_cluster/io_1/outclk
(13 14) routing lc_trk_g1_4 <X> wire_io_cluster/io_1/outclk
(13 15) Negative Clock bit
(13 2) routing span4_horz_31 <X> span4_horz_7
(13 2) routing span4_horz_r_1 <X> span4_vert_7
(13 2) routing span4_vert_31 <X> span4_vert_7
(13 2) routing span4_vert_b_1 <X> span4_horz_7
(13 3) routing span4_horz_31 <X> span4_vert_b_1
(13 3) routing span4_horz_7 <X> span4_vert_b_1
(13 3) routing span4_vert_31 <X> span4_horz_r_1
(13 3) routing span4_vert_7 <X> span4_horz_r_1
(13 4) routing lc_trk_g0_4 <X> wire_io_cluster/io_0/D_OUT_0
(13 4) routing lc_trk_g0_6 <X> wire_io_cluster/io_0/D_OUT_0
(13 4) routing lc_trk_g1_5 <X> wire_io_cluster/io_0/D_OUT_0
(13 4) routing lc_trk_g1_7 <X> wire_io_cluster/io_0/D_OUT_0
(13 5) Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
(13 5) Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
(13 5) Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
(13 5) Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
(13 5) Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
(13 5) Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
(13 5) Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
(13 5) Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
(13 6) routing span4_horz_37 <X> span4_horz_13
(13 6) routing span4_horz_r_2 <X> span4_vert_13
(13 6) routing span4_vert_37 <X> span4_vert_13
(13 6) routing span4_vert_b_2 <X> span4_horz_13
(13 7) routing span4_horz_13 <X> span4_vert_b_2
(13 7) routing span4_horz_37 <X> span4_vert_b_2
(13 7) routing span4_vert_13 <X> span4_horz_r_2
(13 7) routing span4_vert_37 <X> span4_horz_r_2
(13 8) routing lc_trk_g0_0 <X> wire_io_cluster/io_1/inclk
(13 8) routing lc_trk_g0_3 <X> wire_io_cluster/io_1/inclk
(13 8) routing lc_trk_g1_0 <X> wire_io_cluster/io_1/inclk
(13 8) routing lc_trk_g1_3 <X> wire_io_cluster/io_1/inclk
(13 9) Negative Clock bit
(14 0) routing span4_horz_l_12 <X> span4_vert_1
(14 0) routing span4_horz_r_0 <X> span4_vert_1
(14 0) routing span4_vert_b_0 <X> span4_horz_1
(14 0) routing span4_vert_t_12 <X> span4_horz_1
(14 1) routing span4_horz_1 <X> span4_vert_b_0
(14 1) routing span4_horz_l_12 <X> span4_horz_r_0
(14 1) routing span4_vert_1 <X> span4_horz_r_0
(14 1) routing span4_vert_t_12 <X> span4_vert_b_0
(14 10) routing glb_netwk_3 <X> wire_io_cluster/io_1/cen
(14 10) routing glb_netwk_7 <X> wire_io_cluster/io_1/cen
(14 10) routing lc_trk_g0_5 <X> wire_io_cluster/io_1/cen
(14 10) routing lc_trk_g1_5 <X> wire_io_cluster/io_1/cen
(14 11) routing lc_trk_g0_2 <X> wire_io_cluster/io_1/cen
(14 11) routing lc_trk_g0_5 <X> wire_io_cluster/io_1/cen
(14 11) routing lc_trk_g1_2 <X> wire_io_cluster/io_1/cen
(14 11) routing lc_trk_g1_5 <X> wire_io_cluster/io_1/cen
(14 12) routing span4_horz_l_15 <X> span4_vert_19
(14 12) routing span4_horz_r_3 <X> span4_vert_19
(14 12) routing span4_vert_b_3 <X> span4_horz_19
(14 12) routing span4_vert_t_15 <X> span4_horz_19
(14 13) routing span4_horz_19 <X> span4_vert_b_3
(14 13) routing span4_horz_l_15 <X> span4_horz_r_3
(14 13) routing span4_vert_19 <X> span4_horz_r_3
(14 13) routing span4_vert_t_15 <X> span4_vert_b_3
(14 14) routing glb_netwk_4 <X> wire_io_cluster/io_1/outclk
(14 14) routing glb_netwk_5 <X> wire_io_cluster/io_1/outclk
(14 14) routing glb_netwk_6 <X> wire_io_cluster/io_1/outclk
(14 14) routing glb_netwk_7 <X> wire_io_cluster/io_1/outclk
(14 15) IO control bit: BIODOWN_extra_padeb_test_0
(14 15) IO control bit: BIOUP_extra_padeb_test_0
(14 15) IO control bit: GIODOWN0_extra_padeb_test_0
(14 15) IO control bit: GIODOWN1_extra_padeb_test_0
(14 15) IO control bit: GIOLEFT0_extra_padeb_test_0
(14 15) IO control bit: GIOLEFT1_extra_padeb_test_0
(14 15) IO control bit: GIORIGHT0_extra_padeb_test_0
(14 15) IO control bit: GIORIGHT1_extra_padeb_test_0
(14 15) IO control bit: GIOUP0_extra_padeb_test_0
(14 15) IO control bit: GIOUP1_extra_padeb_test_0
(14 15) IO control bit: HIPBIOUP_extra_padeb_test_0
(14 15) IO control bit: IODOWN_extra_padeb_test_0
(14 15) IO control bit: IOUP_extra_padeb_test_0
(14 2) routing span4_horz_l_13 <X> span4_vert_7
(14 2) routing span4_horz_r_1 <X> span4_vert_7
(14 2) routing span4_vert_b_1 <X> span4_horz_7
(14 2) routing span4_vert_t_13 <X> span4_horz_7
(14 3) routing span4_horz_7 <X> span4_vert_b_1
(14 3) routing span4_horz_l_13 <X> span4_horz_r_1
(14 3) routing span4_vert_7 <X> span4_horz_r_1
(14 3) routing span4_vert_t_13 <X> span4_vert_b_1
(14 4) routing lc_trk_g0_3 <X> fabout
(14 4) routing lc_trk_g0_3 <X> wire_gbuf/in
(14 4) routing lc_trk_g0_7 <X> fabout
(14 4) routing lc_trk_g0_7 <X> wire_gbuf/in
(14 4) routing lc_trk_g1_2 <X> fabout
(14 4) routing lc_trk_g1_2 <X> wire_gbuf/in
(14 4) routing lc_trk_g1_6 <X> fabout
(14 4) routing lc_trk_g1_6 <X> wire_gbuf/in
(14 5) routing lc_trk_g1_0 <X> fabout
(14 5) routing lc_trk_g1_0 <X> wire_gbuf/in
(14 5) routing lc_trk_g1_2 <X> fabout
(14 5) routing lc_trk_g1_2 <X> wire_gbuf/in
(14 5) routing lc_trk_g1_4 <X> fabout
(14 5) routing lc_trk_g1_4 <X> wire_gbuf/in
(14 5) routing lc_trk_g1_6 <X> fabout
(14 5) routing lc_trk_g1_6 <X> wire_gbuf/in
(14 6) routing span4_horz_l_14 <X> span4_vert_13
(14 6) routing span4_horz_r_2 <X> span4_vert_13
(14 6) routing span4_vert_b_2 <X> span4_horz_13
(14 6) routing span4_vert_t_14 <X> span4_horz_13
(14 7) routing span4_horz_13 <X> span4_vert_b_2
(14 7) routing span4_horz_l_14 <X> span4_horz_r_2
(14 7) routing span4_vert_13 <X> span4_horz_r_2
(14 7) routing span4_vert_t_14 <X> span4_vert_b_2
(14 8) routing glb_netwk_4 <X> wire_io_cluster/io_1/inclk
(14 8) routing glb_netwk_5 <X> wire_io_cluster/io_1/inclk
(14 8) routing glb_netwk_6 <X> wire_io_cluster/io_1/inclk
(14 8) routing glb_netwk_7 <X> wire_io_cluster/io_1/inclk
(15 10) Enable bit of Mux _clock_links/ceb_mux => glb_netwk_1 wire_io_cluster/io_1/cen
(15 10) Enable bit of Mux _clock_links/ceb_mux => glb_netwk_3 wire_io_cluster/io_1/cen
(15 10) Enable bit of Mux _clock_links/ceb_mux => glb_netwk_5 wire_io_cluster/io_1/cen
(15 10) Enable bit of Mux _clock_links/ceb_mux => glb_netwk_7 wire_io_cluster/io_1/cen
(15 10) Enable bit of Mux _clock_links/ceb_mux => lc_trk_g0_2 wire_io_cluster/io_1/cen
(15 10) Enable bit of Mux _clock_links/ceb_mux => lc_trk_g0_5 wire_io_cluster/io_1/cen
(15 10) Enable bit of Mux _clock_links/ceb_mux => lc_trk_g1_2 wire_io_cluster/io_1/cen
(15 10) Enable bit of Mux _clock_links/ceb_mux => lc_trk_g1_5 wire_io_cluster/io_1/cen
(15 11) routing glb_netwk_5 <X> wire_io_cluster/io_1/cen
(15 11) routing glb_netwk_7 <X> wire_io_cluster/io_1/cen
(15 11) routing lc_trk_g1_2 <X> wire_io_cluster/io_1/cen
(15 11) routing lc_trk_g1_5 <X> wire_io_cluster/io_1/cen
(15 12) IO control bit: BIODOWN_cf_bit_39
(15 12) IO control bit: BIOUP_cf_bit_39
(15 12) IO control bit: GIODOWN0_cf_bit_39
(15 12) IO control bit: GIOLEFT1_cf_bit_39
(15 12) IO control bit: GIORIGHT0_cf_bit_39
(15 12) IO control bit: GIORIGHT1_cf_bit_39
(15 12) IO control bit: GIOUP0_cf_bit_39
(15 12) IO control bit: GIOUP1_cf_bit_39
(15 12) IO control bit: IODOWN_cf_bit_39
(15 14) IO control bit: BIODOWN_extra_padeb_test_1
(15 14) IO control bit: BIOUP_extra_padeb_test_1
(15 14) IO control bit: GIODOWN0_extra_padeb_test_1
(15 14) IO control bit: GIODOWN1_extra_padeb_test_1
(15 14) IO control bit: GIOLEFT0_extra_padeb_test_1
(15 14) IO control bit: GIOLEFT1_extra_padeb_test_1
(15 14) IO control bit: GIORIGHT0_extra_padeb_test_1
(15 14) IO control bit: GIORIGHT1_extra_padeb_test_1
(15 14) IO control bit: GIOUP0_extra_padeb_test_1
(15 14) IO control bit: GIOUP1_extra_padeb_test_1
(15 14) IO control bit: HIPBIOUP_extra_padeb_test_1
(15 14) IO control bit: IODOWN_extra_padeb_test_1
(15 14) IO control bit: IOUP_extra_padeb_test_1
(15 15) Enable bit of Mux _clock_links/clk_mux => glb_netwk_0 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => glb_netwk_1 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => glb_netwk_2 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => glb_netwk_3 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => glb_netwk_5 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => glb_netwk_6 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => glb_netwk_7 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => lc_trk_g0_1 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => lc_trk_g0_4 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => lc_trk_g1_1 wire_io_cluster/io_1/outclk
(15 15) Enable bit of Mux _clock_links/clk_mux => lc_trk_g1_4 wire_io_cluster/io_1/outclk
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g1_2 wire_gbuf/in
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g1_6 fabout
(15 4) Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
(15 5) routing lc_trk_g0_5 <X> fabout
(15 5) routing lc_trk_g0_5 <X> wire_gbuf/in
(15 5) routing lc_trk_g0_7 <X> fabout
(15 5) routing lc_trk_g0_7 <X> wire_gbuf/in
(15 5) routing lc_trk_g1_4 <X> fabout
(15 5) routing lc_trk_g1_4 <X> wire_gbuf/in
(15 5) routing lc_trk_g1_6 <X> fabout
(15 5) routing lc_trk_g1_6 <X> wire_gbuf/in
(15 6) IO control bit: BIODOWN_cf_bit_35
(15 6) IO control bit: BIOUP_cf_bit_35
(15 6) IO control bit: GIOLEFT1_cf_bit_35
(15 6) IO control bit: GIORIGHT0_cf_bit_35
(15 6) IO control bit: GIORIGHT1_cf_bit_35
(15 6) IO control bit: GIOUP0_cf_bit_35
(15 6) IO control bit: IODOWN_cf_bit_35
(15 9) Enable bit of Mux _clock_links/inclk_mux => glb_netwk_0 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => glb_netwk_1 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => glb_netwk_2 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => glb_netwk_3 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => glb_netwk_4 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => glb_netwk_5 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => glb_netwk_6 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => glb_netwk_7 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => lc_trk_g0_0 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => lc_trk_g0_3 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => lc_trk_g1_0 wire_io_cluster/io_1/inclk
(15 9) Enable bit of Mux _clock_links/inclk_mux => lc_trk_g1_3 wire_io_cluster/io_1/inclk
(16 0) IOB_0 IO Functioning bit
(16 0) IOB_0 PINTYPE_3
(16 10) IOB_1 IO Functioning bit
(16 10) IOB_1 PINTYPE_3
(16 13) IOB_1 IO Functioning bit
(16 13) IOB_1 PINTYPE_1
(16 14) IOB_1 IO Functioning bit
(16 14) IOB_1 PINTYPE_4
(16 3) IOB_0 IO Functioning bit
(16 3) IOB_0 PINTYPE_1
(16 4) IOB_0 IO Functioning bit
(16 4) IOB_0 PINTYPE_4
(16 6) Enable bit of Mux _out_links/OutMuxc_1 => wire_io_cluster/io_0/D_IN_1 span12_horz_18
(16 6) Enable bit of Mux _out_links/OutMuxc_1 => wire_io_cluster/io_0/D_IN_1 span12_vert_18
(16 7) Enable bit of Mux _out_links/OutMuxa_1 => wire_io_cluster/io_0/D_IN_1 span12_horz_2
(16 7) Enable bit of Mux _out_links/OutMuxa_1 => wire_io_cluster/io_0/D_IN_1 span12_vert_2
(16 8) Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
(16 8) Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
(16 9) Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
(16 9) Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
(17 0) IOB_0 IO Functioning bit
(17 0) IOB_0 PINTYPE_2
(17 1) Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
(17 1) Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
(17 10) IOB_1 IO Functioning bit
(17 10) IOB_1 PINTYPE_2
(17 11) Enable bit of Mux _out_links/OutMuxa_3 => wire_io_cluster/io_1/D_IN_1 span12_horz_6
(17 11) Enable bit of Mux _out_links/OutMuxa_3 => wire_io_cluster/io_1/D_IN_1 span12_vert_6
(17 12) Enable bit of Mux _out_links/OutMuxb_3 => wire_io_cluster/io_1/D_IN_1 span12_horz_14
(17 12) Enable bit of Mux _out_links/OutMuxb_3 => wire_io_cluster/io_1/D_IN_1 span12_vert_14
(17 13) IOB_1 IO Functioning bit
(17 13) IOB_1 PINTYPE_0
(17 14) IOB_1 IO Functioning bit
(17 14) IOB_1 PINTYPE_5
(17 15) Enable bit of Mux _out_links/OutMuxc_3 => wire_io_cluster/io_1/D_IN_1 span12_horz_22
(17 15) Enable bit of Mux _out_links/OutMuxc_3 => wire_io_cluster/io_1/D_IN_1 span12_vert_22
(17 2) Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
(17 2) Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
(17 3) IOB_0 IO Functioning bit
(17 3) IOB_0 PINTYPE_0
(17 4) IOB_0 IO Functioning bit
(17 4) IOB_0 PINTYPE_5
(17 5) Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
(17 5) Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
(17 7) Enable bit of Mux _out_links/OutMuxb_1 => wire_io_cluster/io_0/D_IN_1 span12_horz_10
(17 7) Enable bit of Mux _out_links/OutMuxb_1 => wire_io_cluster/io_0/D_IN_1 span12_vert_10
(17 9) Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
(17 9) Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
(2 0) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_1
(2 0) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_1
(2 0) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_1
(2 0) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_1
(2 0) PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_1
(2 0) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_1
(2 0) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_1
(2 0) PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_1
(2 0) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_1
(2 0) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_1
(2 0) PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_1
(2 0) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_1
(2 0) PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_1
(2 0) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_1
(2 0) PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1
(2 1) Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
(2 1) Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
(2 11) Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_14
(2 11) Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
(2 13) Enable bit of Mux _out_links/OutMux4_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_38
(2 13) Enable bit of Mux _out_links/OutMux4_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_38
(2 15) Enable bit of Mux _out_links/OutMux9_3 => wire_io_cluster/io_1/D_IN_1 span4_horz_r_15
(2 15) Enable bit of Mux _out_links/OutMux9_3 => wire_io_cluster/io_1/D_IN_1 span4_vert_b_15
(2 2) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_4
(2 2) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_4
(2 2) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_4
(2 2) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_4
(2 2) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_4
(2 2) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_4
(2 2) PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_4
(2 2) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_4
(2 2) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_4
(2 2) PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_4
(2 2) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4
(2 2) PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_4
(2 2) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_4
(2 2) PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_4
(2 2) PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_4
(2 3) Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_12
(2 3) Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
(2 4) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_7
(2 4) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_7
(2 4) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_7
(2 4) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_7
(2 4) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_7
(2 4) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_7
(2 4) PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_7
(2 4) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_7
(2 4) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7
(2 4) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7
(2 4) PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_7
(2 4) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_7
(2 5) Enable bit of Mux _out_links/OutMux4_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_34
(2 5) Enable bit of Mux _out_links/OutMux4_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_34
(2 6) IO control bit: BIODOWN_REN_0
(2 6) IO control bit: BIODOWN_REN_1
(2 6) IO control bit: BIOLEFT_REN_0
(2 6) IO control bit: BIORIGHT_REN_0
(2 6) IO control bit: BIORIGHT_REN_1
(2 6) IO control bit: BIOUP_REN_0
(2 6) IO control bit: BIOUP_REN_1
(2 6) IO control bit: GIODOWN0_REN_0
(2 6) IO control bit: GIODOWN0_REN_1
(2 6) IO control bit: GIODOWN1_REN_0
(2 6) IO control bit: GIODOWN1_REN_1
(2 6) IO control bit: GIOLEFT0_REN_0
(2 6) IO control bit: GIOLEFT0_REN_1
(2 6) IO control bit: GIOLEFT1_REN_0
(2 6) IO control bit: GIOLEFT1_REN_1
(2 6) IO control bit: GIORIGHT0_REN_0
(2 6) IO control bit: GIORIGHT0_REN_1
(2 6) IO control bit: GIORIGHT1_REN_0
(2 6) IO control bit: GIORIGHT1_REN_1
(2 6) IO control bit: GIOUP0_REN_0
(2 6) IO control bit: GIOUP0_REN_1
(2 6) IO control bit: GIOUP1_REN_0
(2 6) IO control bit: GIOUP1_REN_1
(2 6) IO control bit: IODOWN_REN_0
(2 6) IO control bit: IODOWN_REN_1
(2 6) IO control bit: IOLEFT_REN_0
(2 6) IO control bit: IOLEFT_REN_1
(2 6) IO control bit: IORIGHT_REN_0
(2 6) IO control bit: IORIGHT_REN_1
(2 6) IO control bit: IOUP_REN_0
(2 6) IO control bit: IOUP_REN_1
(2 7) Enable bit of Mux _out_links/OutMux9_1 => wire_io_cluster/io_0/D_IN_1 span4_horz_r_13
(2 7) Enable bit of Mux _out_links/OutMux9_1 => wire_io_cluster/io_0/D_IN_1 span4_vert_b_13
(2 8) IO control bit: BIOLEFT_LVDS_en
(2 9) Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
(2 9) Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_36
(3 0) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_2
(3 0) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_2
(3 0) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_2
(3 0) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_2
(3 0) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_2
(3 0) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_2
(3 0) PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_2
(3 0) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_2
(3 0) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_2
(3 0) PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_2
(3 0) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_2
(3 0) PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2
(3 0) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_2
(3 0) PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_2
(3 0) PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_2
(3 1) IO control bit: BIODOWN_REN_0
(3 1) IO control bit: BIODOWN_REN_1
(3 1) IO control bit: BIOLEFT_REN_1
(3 1) IO control bit: BIORIGHT_REN_0
(3 1) IO control bit: BIORIGHT_REN_1
(3 1) IO control bit: BIOUP_REN_0
(3 1) IO control bit: BIOUP_REN_1
(3 1) IO control bit: GIODOWN0_REN_0
(3 1) IO control bit: GIODOWN0_REN_1
(3 1) IO control bit: GIODOWN1_REN_0
(3 1) IO control bit: GIODOWN1_REN_1
(3 1) IO control bit: GIOLEFT0_REN_0
(3 1) IO control bit: GIOLEFT0_REN_1
(3 1) IO control bit: GIOLEFT1_REN_0
(3 1) IO control bit: GIOLEFT1_REN_1
(3 1) IO control bit: GIORIGHT0_REN_0
(3 1) IO control bit: GIORIGHT0_REN_1
(3 1) IO control bit: GIORIGHT1_REN_0
(3 1) IO control bit: GIORIGHT1_REN_1
(3 1) IO control bit: GIOUP0_REN_0
(3 1) IO control bit: GIOUP0_REN_1
(3 1) IO control bit: GIOUP1_REN_0
(3 1) IO control bit: GIOUP1_REN_1
(3 1) IO control bit: IODOWN_REN_0
(3 1) IO control bit: IODOWN_REN_1
(3 1) IO control bit: IOLEFT_REN_0
(3 1) IO control bit: IOLEFT_REN_1
(3 1) IO control bit: IORIGHT_REN_1
(3 1) IO control bit: IOUP_REN_0
(3 1) IO control bit: IOUP_REN_1
(3 11) Icegate Enable bit: GIODOWN0_padin_latch_enable
(3 11) Icegate Enable bit: GIODOWN1_padin_latch_enable
(3 11) Icegate Enable bit: GIOLEFT0_padin_latch_enable
(3 11) Icegate Enable bit: GIOLEFT1_padin_latch_enable
(3 11) Icegate Enable bit: GIORIGHT0_padin_latch_enable
(3 11) Icegate Enable bit: GIORIGHT1_padin_latch_enable
(3 11) Icegate Enable bit: GIOUP0_padin_latch_enable
(3 11) Icegate Enable bit: GIOUP1_padin_latch_enable
(3 2) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_5
(3 2) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_5
(3 2) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_5
(3 2) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_5
(3 2) PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_5
(3 2) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_5
(3 2) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_5
(3 2) PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_5
(3 2) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_5
(3 2) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5
(3 2) PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_5
(3 2) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5
(3 2) PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5
(3 2) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_5
(3 2) PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5
(3 3) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_3
(3 3) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_3
(3 3) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_3
(3 3) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_3
(3 3) PLL config bit: CLOCK_T_0_5_IOLEFT_cf_bit_3
(3 3) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_3
(3 3) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_3
(3 3) PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_3
(3 3) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_3
(3 3) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_3
(3 3) PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_3
(3 3) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3
(3 3) PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_3
(3 3) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_3
(3 3) PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3
(3 4) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_8
(3 4) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_8
(3 4) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_8
(3 4) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_8
(3 4) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_8
(3 4) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_8
(3 4) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_8
(3 4) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8
(3 4) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_8
(3 4) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_8
(3 5) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_6
(3 5) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_6
(3 5) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_6
(3 5) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_6
(3 5) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_6
(3 5) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_6
(3 5) PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_6
(3 5) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_6
(3 5) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6
(3 5) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6
(3 5) PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_6
(3 5) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_6
(3 6) IO control bit: BIODOWN_IE_0
(3 6) IO control bit: BIODOWN_IE_1
(3 6) IO control bit: BIOLEFT_IE_1
(3 6) IO control bit: BIORIGHT_IE_0
(3 6) IO control bit: BIORIGHT_IE_1
(3 6) IO control bit: BIOUP_IE_0
(3 6) IO control bit: BIOUP_IE_1
(3 6) IO control bit: GIODOWN0_IE_0
(3 6) IO control bit: GIODOWN0_IE_1
(3 6) IO control bit: GIODOWN1_IE_0
(3 6) IO control bit: GIODOWN1_IE_1
(3 6) IO control bit: GIOLEFT0_IE_0
(3 6) IO control bit: GIOLEFT0_IE_1
(3 6) IO control bit: GIOLEFT1_IE_0
(3 6) IO control bit: GIOLEFT1_IE_1
(3 6) IO control bit: GIORIGHT0_IE_0
(3 6) IO control bit: GIORIGHT0_IE_1
(3 6) IO control bit: GIORIGHT1_IE_0
(3 6) IO control bit: GIORIGHT1_IE_1
(3 6) IO control bit: GIOUP0_IE_0
(3 6) IO control bit: GIOUP0_IE_1
(3 6) IO control bit: GIOUP1_IE_0
(3 6) IO control bit: GIOUP1_IE_1
(3 6) IO control bit: IODOWN_IE_0
(3 6) IO control bit: IODOWN_IE_1
(3 6) IO control bit: IOLEFT_IE_0
(3 6) IO control bit: IOLEFT_IE_1
(3 6) IO control bit: IORIGHT_IE_1
(3 6) IO control bit: IOUP_IE_0
(3 6) IO control bit: IOUP_IE_1
(3 7) PLL config bit: CLOCK_T_0_1_IOLEFT_cf_bit_9
(3 7) PLL config bit: CLOCK_T_0_2_IOLEFT_cf_bit_9
(3 7) PLL config bit: CLOCK_T_0_3_IOLEFT_cf_bit_9
(3 7) PLL config bit: CLOCK_T_0_4_IOLEFT_cf_bit_9
(3 7) PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_9
(3 7) PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_9
(3 7) PLL config bit: CLOCK_T_12_31_IOUP_cf_bit_9
(3 7) PLL config bit: CLOCK_T_13_31_IOUP_cf_bit_9
(3 7) PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9
(3 7) PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_9
(3 7) PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_9
(3 7) PLL config bit: CLOCK_T_17_0_IODOWN_cf_bit_9
(3 9) IO control bit: BIODOWN_IE_0
(3 9) IO control bit: BIODOWN_IE_1
(3 9) IO control bit: BIOLEFT_IE_0
(3 9) IO control bit: BIORIGHT_IE_0
(3 9) IO control bit: BIORIGHT_IE_1
(3 9) IO control bit: BIOUP_IE_0
(3 9) IO control bit: BIOUP_IE_1
(3 9) IO control bit: GIODOWN0_IE_0
(3 9) IO control bit: GIODOWN0_IE_1
(3 9) IO control bit: GIODOWN1_IE_0
(3 9) IO control bit: GIODOWN1_IE_1
(3 9) IO control bit: GIOLEFT0_IE_0
(3 9) IO control bit: GIOLEFT0_IE_1
(3 9) IO control bit: GIOLEFT1_IE_0
(3 9) IO control bit: GIOLEFT1_IE_1
(3 9) IO control bit: GIORIGHT0_IE_0
(3 9) IO control bit: GIORIGHT0_IE_1
(3 9) IO control bit: GIORIGHT1_IE_0
(3 9) IO control bit: GIORIGHT1_IE_1
(3 9) IO control bit: GIOUP0_IE_0
(3 9) IO control bit: GIOUP0_IE_1
(3 9) IO control bit: GIOUP1_IE_0
(3 9) IO control bit: GIOUP1_IE_1
(3 9) IO control bit: IODOWN_IE_0
(3 9) IO control bit: IODOWN_IE_1
(3 9) IO control bit: IOLEFT_IE_0
(3 9) IO control bit: IOLEFT_IE_1
(3 9) IO control bit: IORIGHT_IE_0
(3 9) IO control bit: IORIGHT_IE_1
(3 9) IO control bit: IOUP_IE_0
(3 9) IO control bit: IOUP_IE_1
(4 0) routing IO_B.logic_op_tnl_0 <X> lc_trk_g0_0
(4 0) routing IO_B.logic_op_top_0 <X> lc_trk_g0_0
(4 0) routing IO_L.logic_op_rgt_0 <X> lc_trk_g0_0
(4 0) routing IO_L.logic_op_tnr_0 <X> lc_trk_g0_0
(4 0) routing IO_R.logic_op_lft_0 <X> lc_trk_g0_0
(4 0) routing IO_R.logic_op_tnl_0 <X> lc_trk_g0_0
(4 0) routing IO_T.logic_op_bnl_0 <X> lc_trk_g0_0
(4 0) routing IO_T.logic_op_bot_0 <X> lc_trk_g0_0
(4 0) routing span12_horz_0 <X> lc_trk_g0_0
(4 0) routing span12_vert_0 <X> lc_trk_g0_0
(4 0) routing span4_horz_0 <X> lc_trk_g0_0
(4 0) routing span4_horz_32 <X> lc_trk_g0_0
(4 0) routing span4_horz_40 <X> lc_trk_g0_0
(4 0) routing span4_horz_8 <X> lc_trk_g0_0
(4 0) routing span4_horz_r_8 <X> lc_trk_g0_0
(4 0) routing span4_vert_0 <X> lc_trk_g0_0
(4 0) routing span4_vert_32 <X> lc_trk_g0_0
(4 0) routing span4_vert_40 <X> lc_trk_g0_0
(4 0) routing span4_vert_8 <X> lc_trk_g0_0
(4 0) routing span4_vert_b_8 <X> lc_trk_g0_0
(4 1) routing IO_B.logic_op_top_0 <X> lc_trk_g0_0
(4 1) routing IO_L.logic_op_rgt_0 <X> lc_trk_g0_0
(4 1) routing IO_R.logic_op_lft_0 <X> lc_trk_g0_0
(4 1) routing IO_T.logic_op_bot_0 <X> lc_trk_g0_0
(4 1) routing span12_horz_0 <X> lc_trk_g0_0
(4 1) routing span12_horz_16 <X> lc_trk_g0_0
(4 1) routing span12_vert_0 <X> lc_trk_g0_0
(4 1) routing span12_vert_16 <X> lc_trk_g0_0
(4 1) routing span4_horz_24 <X> lc_trk_g0_0
(4 1) routing span4_horz_40 <X> lc_trk_g0_0
(4 1) routing span4_horz_8 <X> lc_trk_g0_0
(4 1) routing span4_horz_r_0 <X> lc_trk_g0_0
(4 1) routing span4_vert_24 <X> lc_trk_g0_0
(4 1) routing span4_vert_40 <X> lc_trk_g0_0
(4 1) routing span4_vert_8 <X> lc_trk_g0_0
(4 1) routing span4_vert_b_0 <X> lc_trk_g0_0
(4 10) routing IO_B.logic_op_tnl_2 <X> lc_trk_g1_2
(4 10) routing IO_B.logic_op_top_2 <X> lc_trk_g1_2
(4 10) routing IO_L.logic_op_rgt_2 <X> lc_trk_g1_2
(4 10) routing IO_L.logic_op_tnr_2 <X> lc_trk_g1_2
(4 10) routing IO_R.logic_op_lft_2 <X> lc_trk_g1_2
(4 10) routing IO_R.logic_op_tnl_2 <X> lc_trk_g1_2
(4 10) routing IO_T.logic_op_bnl_2 <X> lc_trk_g1_2
(4 10) routing IO_T.logic_op_bot_2 <X> lc_trk_g1_2
(4 10) routing span12_horz_2 <X> lc_trk_g1_2
(4 10) routing span12_vert_2 <X> lc_trk_g1_2
(4 10) routing span4_horz_10 <X> lc_trk_g1_2
(4 10) routing span4_horz_2 <X> lc_trk_g1_2
(4 10) routing span4_horz_34 <X> lc_trk_g1_2
(4 10) routing span4_horz_42 <X> lc_trk_g1_2
(4 10) routing span4_horz_r_10 <X> lc_trk_g1_2
(4 10) routing span4_vert_10 <X> lc_trk_g1_2
(4 10) routing span4_vert_2 <X> lc_trk_g1_2
(4 10) routing span4_vert_34 <X> lc_trk_g1_2
(4 10) routing span4_vert_42 <X> lc_trk_g1_2
(4 10) routing span4_vert_b_10 <X> lc_trk_g1_2
(4 11) routing IO_B.logic_op_top_2 <X> lc_trk_g1_2
(4 11) routing IO_L.logic_op_rgt_2 <X> lc_trk_g1_2
(4 11) routing IO_R.logic_op_lft_2 <X> lc_trk_g1_2
(4 11) routing IO_T.logic_op_bot_2 <X> lc_trk_g1_2
(4 11) routing span12_horz_18 <X> lc_trk_g1_2
(4 11) routing span12_horz_2 <X> lc_trk_g1_2
(4 11) routing span12_vert_18 <X> lc_trk_g1_2
(4 11) routing span12_vert_2 <X> lc_trk_g1_2
(4 11) routing span4_horz_10 <X> lc_trk_g1_2
(4 11) routing span4_horz_26 <X> lc_trk_g1_2
(4 11) routing span4_horz_42 <X> lc_trk_g1_2
(4 11) routing span4_horz_r_2 <X> lc_trk_g1_2
(4 11) routing span4_vert_10 <X> lc_trk_g1_2
(4 11) routing span4_vert_26 <X> lc_trk_g1_2
(4 11) routing span4_vert_42 <X> lc_trk_g1_2
(4 11) routing span4_vert_b_2 <X> lc_trk_g1_2
(4 12) routing IO_B.logic_op_tnl_4 <X> lc_trk_g1_4
(4 12) routing IO_B.logic_op_top_4 <X> lc_trk_g1_4
(4 12) routing IO_L.logic_op_rgt_4 <X> lc_trk_g1_4
(4 12) routing IO_L.logic_op_tnr_4 <X> lc_trk_g1_4
(4 12) routing IO_R.logic_op_lft_4 <X> lc_trk_g1_4
(4 12) routing IO_R.logic_op_tnl_4 <X> lc_trk_g1_4
(4 12) routing IO_T.logic_op_bnl_4 <X> lc_trk_g1_4
(4 12) routing IO_T.logic_op_bot_4 <X> lc_trk_g1_4
(4 12) routing span12_horz_4 <X> lc_trk_g1_4
(4 12) routing span12_vert_4 <X> lc_trk_g1_4
(4 12) routing span4_horz_12 <X> lc_trk_g1_4
(4 12) routing span4_horz_36 <X> lc_trk_g1_4
(4 12) routing span4_horz_4 <X> lc_trk_g1_4
(4 12) routing span4_horz_44 <X> lc_trk_g1_4
(4 12) routing span4_horz_r_12 <X> lc_trk_g1_4
(4 12) routing span4_vert_12 <X> lc_trk_g1_4
(4 12) routing span4_vert_36 <X> lc_trk_g1_4
(4 12) routing span4_vert_4 <X> lc_trk_g1_4
(4 12) routing span4_vert_44 <X> lc_trk_g1_4
(4 12) routing span4_vert_b_12 <X> lc_trk_g1_4
(4 13) routing IO_B.logic_op_top_4 <X> lc_trk_g1_4
(4 13) routing IO_L.logic_op_rgt_4 <X> lc_trk_g1_4
(4 13) routing IO_R.logic_op_lft_4 <X> lc_trk_g1_4
(4 13) routing IO_T.logic_op_bot_4 <X> lc_trk_g1_4
(4 13) routing span12_horz_20 <X> lc_trk_g1_4
(4 13) routing span12_horz_4 <X> lc_trk_g1_4
(4 13) routing span12_vert_20 <X> lc_trk_g1_4
(4 13) routing span12_vert_4 <X> lc_trk_g1_4
(4 13) routing span4_horz_12 <X> lc_trk_g1_4
(4 13) routing span4_horz_28 <X> lc_trk_g1_4
(4 13) routing span4_horz_44 <X> lc_trk_g1_4
(4 13) routing span4_horz_r_4 <X> lc_trk_g1_4
(4 13) routing span4_vert_12 <X> lc_trk_g1_4
(4 13) routing span4_vert_28 <X> lc_trk_g1_4
(4 13) routing span4_vert_44 <X> lc_trk_g1_4
(4 13) routing span4_vert_b_4 <X> lc_trk_g1_4
(4 14) routing IO_B.logic_op_tnl_6 <X> lc_trk_g1_6
(4 14) routing IO_B.logic_op_top_6 <X> lc_trk_g1_6
(4 14) routing IO_L.logic_op_rgt_6 <X> lc_trk_g1_6
(4 14) routing IO_L.logic_op_tnr_6 <X> lc_trk_g1_6
(4 14) routing IO_R.logic_op_lft_6 <X> lc_trk_g1_6
(4 14) routing IO_R.logic_op_tnl_6 <X> lc_trk_g1_6
(4 14) routing IO_T.logic_op_bnl_6 <X> lc_trk_g1_6
(4 14) routing IO_T.logic_op_bot_6 <X> lc_trk_g1_6
(4 14) routing span12_horz_6 <X> lc_trk_g1_6
(4 14) routing span12_vert_6 <X> lc_trk_g1_6
(4 14) routing span4_horz_14 <X> lc_trk_g1_6
(4 14) routing span4_horz_38 <X> lc_trk_g1_6
(4 14) routing span4_horz_46 <X> lc_trk_g1_6
(4 14) routing span4_horz_6 <X> lc_trk_g1_6
(4 14) routing span4_horz_r_14 <X> lc_trk_g1_6
(4 14) routing span4_vert_14 <X> lc_trk_g1_6
(4 14) routing span4_vert_38 <X> lc_trk_g1_6
(4 14) routing span4_vert_46 <X> lc_trk_g1_6
(4 14) routing span4_vert_6 <X> lc_trk_g1_6
(4 14) routing span4_vert_b_14 <X> lc_trk_g1_6
(4 15) routing IO_B.logic_op_top_6 <X> lc_trk_g1_6
(4 15) routing IO_L.logic_op_rgt_6 <X> lc_trk_g1_6
(4 15) routing IO_R.logic_op_lft_6 <X> lc_trk_g1_6
(4 15) routing IO_T.logic_op_bot_6 <X> lc_trk_g1_6
(4 15) routing span12_horz_22 <X> lc_trk_g1_6
(4 15) routing span12_horz_6 <X> lc_trk_g1_6
(4 15) routing span12_vert_22 <X> lc_trk_g1_6
(4 15) routing span12_vert_6 <X> lc_trk_g1_6
(4 15) routing span4_horz_14 <X> lc_trk_g1_6
(4 15) routing span4_horz_30 <X> lc_trk_g1_6
(4 15) routing span4_horz_46 <X> lc_trk_g1_6
(4 15) routing span4_horz_r_6 <X> lc_trk_g1_6
(4 15) routing span4_vert_14 <X> lc_trk_g1_6
(4 15) routing span4_vert_30 <X> lc_trk_g1_6
(4 15) routing span4_vert_46 <X> lc_trk_g1_6
(4 15) routing span4_vert_b_6 <X> lc_trk_g1_6
(4 2) routing IO_B.logic_op_tnl_2 <X> lc_trk_g0_2
(4 2) routing IO_B.logic_op_top_2 <X> lc_trk_g0_2
(4 2) routing IO_L.logic_op_rgt_2 <X> lc_trk_g0_2
(4 2) routing IO_L.logic_op_tnr_2 <X> lc_trk_g0_2
(4 2) routing IO_R.logic_op_lft_2 <X> lc_trk_g0_2
(4 2) routing IO_R.logic_op_tnl_2 <X> lc_trk_g0_2
(4 2) routing IO_T.logic_op_bnl_2 <X> lc_trk_g0_2
(4 2) routing IO_T.logic_op_bot_2 <X> lc_trk_g0_2
(4 2) routing span12_horz_2 <X> lc_trk_g0_2
(4 2) routing span12_vert_2 <X> lc_trk_g0_2
(4 2) routing span4_horz_10 <X> lc_trk_g0_2
(4 2) routing span4_horz_2 <X> lc_trk_g0_2
(4 2) routing span4_horz_34 <X> lc_trk_g0_2
(4 2) routing span4_horz_42 <X> lc_trk_g0_2
(4 2) routing span4_horz_r_10 <X> lc_trk_g0_2
(4 2) routing span4_vert_10 <X> lc_trk_g0_2
(4 2) routing span4_vert_2 <X> lc_trk_g0_2
(4 2) routing span4_vert_34 <X> lc_trk_g0_2
(4 2) routing span4_vert_42 <X> lc_trk_g0_2
(4 2) routing span4_vert_b_10 <X> lc_trk_g0_2
(4 3) routing IO_B.logic_op_top_2 <X> lc_trk_g0_2
(4 3) routing IO_L.logic_op_rgt_2 <X> lc_trk_g0_2
(4 3) routing IO_R.logic_op_lft_2 <X> lc_trk_g0_2
(4 3) routing IO_T.logic_op_bot_2 <X> lc_trk_g0_2
(4 3) routing span12_horz_18 <X> lc_trk_g0_2
(4 3) routing span12_horz_2 <X> lc_trk_g0_2
(4 3) routing span12_vert_18 <X> lc_trk_g0_2
(4 3) routing span12_vert_2 <X> lc_trk_g0_2
(4 3) routing span4_horz_10 <X> lc_trk_g0_2
(4 3) routing span4_horz_26 <X> lc_trk_g0_2
(4 3) routing span4_horz_42 <X> lc_trk_g0_2
(4 3) routing span4_horz_r_2 <X> lc_trk_g0_2
(4 3) routing span4_vert_10 <X> lc_trk_g0_2
(4 3) routing span4_vert_26 <X> lc_trk_g0_2
(4 3) routing span4_vert_42 <X> lc_trk_g0_2
(4 3) routing span4_vert_b_2 <X> lc_trk_g0_2
(4 4) routing IO_B.logic_op_tnl_4 <X> lc_trk_g0_4
(4 4) routing IO_B.logic_op_top_4 <X> lc_trk_g0_4
(4 4) routing IO_L.logic_op_rgt_4 <X> lc_trk_g0_4
(4 4) routing IO_L.logic_op_tnr_4 <X> lc_trk_g0_4
(4 4) routing IO_R.logic_op_lft_4 <X> lc_trk_g0_4
(4 4) routing IO_R.logic_op_tnl_4 <X> lc_trk_g0_4
(4 4) routing IO_T.logic_op_bnl_4 <X> lc_trk_g0_4
(4 4) routing IO_T.logic_op_bot_4 <X> lc_trk_g0_4
(4 4) routing span12_horz_4 <X> lc_trk_g0_4
(4 4) routing span12_vert_4 <X> lc_trk_g0_4
(4 4) routing span4_horz_12 <X> lc_trk_g0_4
(4 4) routing span4_horz_36 <X> lc_trk_g0_4
(4 4) routing span4_horz_4 <X> lc_trk_g0_4
(4 4) routing span4_horz_44 <X> lc_trk_g0_4
(4 4) routing span4_horz_r_12 <X> lc_trk_g0_4
(4 4) routing span4_vert_12 <X> lc_trk_g0_4
(4 4) routing span4_vert_36 <X> lc_trk_g0_4
(4 4) routing span4_vert_4 <X> lc_trk_g0_4
(4 4) routing span4_vert_44 <X> lc_trk_g0_4
(4 4) routing span4_vert_b_12 <X> lc_trk_g0_4
(4 5) routing IO_B.logic_op_top_4 <X> lc_trk_g0_4
(4 5) routing IO_L.logic_op_rgt_4 <X> lc_trk_g0_4
(4 5) routing IO_R.logic_op_lft_4 <X> lc_trk_g0_4
(4 5) routing IO_T.logic_op_bot_4 <X> lc_trk_g0_4
(4 5) routing span12_horz_20 <X> lc_trk_g0_4
(4 5) routing span12_horz_4 <X> lc_trk_g0_4
(4 5) routing span12_vert_20 <X> lc_trk_g0_4
(4 5) routing span12_vert_4 <X> lc_trk_g0_4
(4 5) routing span4_horz_12 <X> lc_trk_g0_4
(4 5) routing span4_horz_28 <X> lc_trk_g0_4
(4 5) routing span4_horz_44 <X> lc_trk_g0_4
(4 5) routing span4_horz_r_4 <X> lc_trk_g0_4
(4 5) routing span4_vert_12 <X> lc_trk_g0_4
(4 5) routing span4_vert_28 <X> lc_trk_g0_4
(4 5) routing span4_vert_44 <X> lc_trk_g0_4
(4 5) routing span4_vert_b_4 <X> lc_trk_g0_4
(4 6) routing IO_B.logic_op_tnl_6 <X> lc_trk_g0_6
(4 6) routing IO_B.logic_op_top_6 <X> lc_trk_g0_6
(4 6) routing IO_L.logic_op_rgt_6 <X> lc_trk_g0_6
(4 6) routing IO_L.logic_op_tnr_6 <X> lc_trk_g0_6
(4 6) routing IO_R.logic_op_lft_6 <X> lc_trk_g0_6
(4 6) routing IO_R.logic_op_tnl_6 <X> lc_trk_g0_6
(4 6) routing IO_T.logic_op_bnl_6 <X> lc_trk_g0_6
(4 6) routing IO_T.logic_op_bot_6 <X> lc_trk_g0_6
(4 6) routing span12_horz_6 <X> lc_trk_g0_6
(4 6) routing span12_vert_6 <X> lc_trk_g0_6
(4 6) routing span4_horz_14 <X> lc_trk_g0_6
(4 6) routing span4_horz_38 <X> lc_trk_g0_6
(4 6) routing span4_horz_46 <X> lc_trk_g0_6
(4 6) routing span4_horz_6 <X> lc_trk_g0_6
(4 6) routing span4_horz_r_14 <X> lc_trk_g0_6
(4 6) routing span4_vert_14 <X> lc_trk_g0_6
(4 6) routing span4_vert_38 <X> lc_trk_g0_6
(4 6) routing span4_vert_46 <X> lc_trk_g0_6
(4 6) routing span4_vert_6 <X> lc_trk_g0_6
(4 6) routing span4_vert_b_14 <X> lc_trk_g0_6
(4 7) routing IO_B.logic_op_top_6 <X> lc_trk_g0_6
(4 7) routing IO_L.logic_op_rgt_6 <X> lc_trk_g0_6
(4 7) routing IO_R.logic_op_lft_6 <X> lc_trk_g0_6
(4 7) routing IO_T.logic_op_bot_6 <X> lc_trk_g0_6
(4 7) routing span12_horz_22 <X> lc_trk_g0_6
(4 7) routing span12_horz_6 <X> lc_trk_g0_6
(4 7) routing span12_vert_22 <X> lc_trk_g0_6
(4 7) routing span12_vert_6 <X> lc_trk_g0_6
(4 7) routing span4_horz_14 <X> lc_trk_g0_6
(4 7) routing span4_horz_30 <X> lc_trk_g0_6
(4 7) routing span4_horz_46 <X> lc_trk_g0_6
(4 7) routing span4_horz_r_6 <X> lc_trk_g0_6
(4 7) routing span4_vert_14 <X> lc_trk_g0_6
(4 7) routing span4_vert_30 <X> lc_trk_g0_6
(4 7) routing span4_vert_46 <X> lc_trk_g0_6
(4 7) routing span4_vert_b_6 <X> lc_trk_g0_6
(4 8) routing IO_B.logic_op_tnl_0 <X> lc_trk_g1_0
(4 8) routing IO_B.logic_op_top_0 <X> lc_trk_g1_0
(4 8) routing IO_L.logic_op_rgt_0 <X> lc_trk_g1_0
(4 8) routing IO_L.logic_op_tnr_0 <X> lc_trk_g1_0
(4 8) routing IO_R.logic_op_lft_0 <X> lc_trk_g1_0
(4 8) routing IO_R.logic_op_tnl_0 <X> lc_trk_g1_0
(4 8) routing IO_T.logic_op_bnl_0 <X> lc_trk_g1_0
(4 8) routing IO_T.logic_op_bot_0 <X> lc_trk_g1_0
(4 8) routing span12_horz_0 <X> lc_trk_g1_0
(4 8) routing span12_vert_0 <X> lc_trk_g1_0
(4 8) routing span4_horz_0 <X> lc_trk_g1_0
(4 8) routing span4_horz_32 <X> lc_trk_g1_0
(4 8) routing span4_horz_40 <X> lc_trk_g1_0
(4 8) routing span4_horz_8 <X> lc_trk_g1_0
(4 8) routing span4_horz_r_8 <X> lc_trk_g1_0
(4 8) routing span4_vert_0 <X> lc_trk_g1_0
(4 8) routing span4_vert_32 <X> lc_trk_g1_0
(4 8) routing span4_vert_40 <X> lc_trk_g1_0
(4 8) routing span4_vert_8 <X> lc_trk_g1_0
(4 8) routing span4_vert_b_8 <X> lc_trk_g1_0
(4 9) routing IO_B.logic_op_top_0 <X> lc_trk_g1_0
(4 9) routing IO_L.logic_op_rgt_0 <X> lc_trk_g1_0
(4 9) routing IO_R.logic_op_lft_0 <X> lc_trk_g1_0
(4 9) routing IO_T.logic_op_bot_0 <X> lc_trk_g1_0
(4 9) routing span12_horz_0 <X> lc_trk_g1_0
(4 9) routing span12_horz_16 <X> lc_trk_g1_0
(4 9) routing span12_vert_0 <X> lc_trk_g1_0
(4 9) routing span12_vert_16 <X> lc_trk_g1_0
(4 9) routing span4_horz_24 <X> lc_trk_g1_0
(4 9) routing span4_horz_40 <X> lc_trk_g1_0
(4 9) routing span4_horz_8 <X> lc_trk_g1_0
(4 9) routing span4_horz_r_0 <X> lc_trk_g1_0
(4 9) routing span4_vert_24 <X> lc_trk_g1_0
(4 9) routing span4_vert_40 <X> lc_trk_g1_0
(4 9) routing span4_vert_8 <X> lc_trk_g1_0
(4 9) routing span4_vert_b_0 <X> lc_trk_g1_0
(5 0) routing IO_B.logic_op_tnr_1 <X> lc_trk_g0_1
(5 0) routing IO_L.logic_op_bnr_1 <X> lc_trk_g0_1
(5 0) routing IO_R.logic_op_bnl_1 <X> lc_trk_g0_1
(5 0) routing IO_T.logic_op_bnr_1 <X> lc_trk_g0_1
(5 0) routing span12_horz_1 <X> lc_trk_g0_1
(5 0) routing span12_vert_1 <X> lc_trk_g0_1
(5 0) routing span4_horz_17 <X> lc_trk_g0_1
(5 0) routing span4_horz_25 <X> lc_trk_g0_1
(5 0) routing span4_horz_33 <X> lc_trk_g0_1
(5 0) routing span4_horz_41 <X> lc_trk_g0_1
(5 0) routing span4_horz_r_1 <X> lc_trk_g0_1
(5 0) routing span4_horz_r_9 <X> lc_trk_g0_1
(5 0) routing span4_vert_17 <X> lc_trk_g0_1
(5 0) routing span4_vert_25 <X> lc_trk_g0_1
(5 0) routing span4_vert_33 <X> lc_trk_g0_1
(5 0) routing span4_vert_41 <X> lc_trk_g0_1
(5 0) routing span4_vert_b_1 <X> lc_trk_g0_1
(5 0) routing span4_vert_b_9 <X> lc_trk_g0_1
(5 1) routing IO_B.logic_op_tnr_0 <X> lc_trk_g0_0
(5 1) routing IO_L.logic_op_bnr_0 <X> lc_trk_g0_0
(5 1) routing IO_R.logic_op_bnl_0 <X> lc_trk_g0_0
(5 1) routing IO_T.logic_op_bnr_0 <X> lc_trk_g0_0
(5 1) routing span12_horz_0 <X> lc_trk_g0_0
(5 1) routing span12_vert_0 <X> lc_trk_g0_0
(5 1) routing span4_horz_16 <X> lc_trk_g0_0
(5 1) routing span4_horz_24 <X> lc_trk_g0_0
(5 1) routing span4_horz_32 <X> lc_trk_g0_0
(5 1) routing span4_horz_40 <X> lc_trk_g0_0
(5 1) routing span4_horz_r_0 <X> lc_trk_g0_0
(5 1) routing span4_horz_r_8 <X> lc_trk_g0_0
(5 1) routing span4_vert_16 <X> lc_trk_g0_0
(5 1) routing span4_vert_24 <X> lc_trk_g0_0
(5 1) routing span4_vert_32 <X> lc_trk_g0_0
(5 1) routing span4_vert_40 <X> lc_trk_g0_0
(5 1) routing span4_vert_b_0 <X> lc_trk_g0_0
(5 1) routing span4_vert_b_8 <X> lc_trk_g0_0
(5 10) routing IO_B.logic_op_tnr_3 <X> lc_trk_g1_3
(5 10) routing IO_L.logic_op_bnr_3 <X> lc_trk_g1_3
(5 10) routing IO_R.logic_op_bnl_3 <X> lc_trk_g1_3
(5 10) routing IO_T.logic_op_bnr_3 <X> lc_trk_g1_3
(5 10) routing span12_horz_3 <X> lc_trk_g1_3
(5 10) routing span12_vert_3 <X> lc_trk_g1_3
(5 10) routing span4_horz_19 <X> lc_trk_g1_3
(5 10) routing span4_horz_27 <X> lc_trk_g1_3
(5 10) routing span4_horz_35 <X> lc_trk_g1_3
(5 10) routing span4_horz_43 <X> lc_trk_g1_3
(5 10) routing span4_horz_r_11 <X> lc_trk_g1_3
(5 10) routing span4_horz_r_3 <X> lc_trk_g1_3
(5 10) routing span4_vert_19 <X> lc_trk_g1_3
(5 10) routing span4_vert_27 <X> lc_trk_g1_3
(5 10) routing span4_vert_35 <X> lc_trk_g1_3
(5 10) routing span4_vert_43 <X> lc_trk_g1_3
(5 10) routing span4_vert_b_11 <X> lc_trk_g1_3
(5 10) routing span4_vert_b_3 <X> lc_trk_g1_3
(5 11) routing IO_B.logic_op_tnr_2 <X> lc_trk_g1_2
(5 11) routing IO_L.logic_op_bnr_2 <X> lc_trk_g1_2
(5 11) routing IO_R.logic_op_bnl_2 <X> lc_trk_g1_2
(5 11) routing IO_T.logic_op_bnr_2 <X> lc_trk_g1_2
(5 11) routing span12_horz_2 <X> lc_trk_g1_2
(5 11) routing span12_vert_2 <X> lc_trk_g1_2
(5 11) routing span4_horz_18 <X> lc_trk_g1_2
(5 11) routing span4_horz_26 <X> lc_trk_g1_2
(5 11) routing span4_horz_34 <X> lc_trk_g1_2
(5 11) routing span4_horz_42 <X> lc_trk_g1_2
(5 11) routing span4_horz_r_10 <X> lc_trk_g1_2
(5 11) routing span4_horz_r_2 <X> lc_trk_g1_2
(5 11) routing span4_vert_18 <X> lc_trk_g1_2
(5 11) routing span4_vert_26 <X> lc_trk_g1_2
(5 11) routing span4_vert_34 <X> lc_trk_g1_2
(5 11) routing span4_vert_42 <X> lc_trk_g1_2
(5 11) routing span4_vert_b_10 <X> lc_trk_g1_2
(5 11) routing span4_vert_b_2 <X> lc_trk_g1_2
(5 12) routing IO_B.logic_op_tnr_5 <X> lc_trk_g1_5
(5 12) routing IO_L.logic_op_bnr_5 <X> lc_trk_g1_5
(5 12) routing IO_R.logic_op_bnl_5 <X> lc_trk_g1_5
(5 12) routing IO_T.logic_op_bnr_5 <X> lc_trk_g1_5
(5 12) routing span12_horz_5 <X> lc_trk_g1_5
(5 12) routing span12_vert_5 <X> lc_trk_g1_5
(5 12) routing span4_horz_21 <X> lc_trk_g1_5
(5 12) routing span4_horz_29 <X> lc_trk_g1_5
(5 12) routing span4_horz_37 <X> lc_trk_g1_5
(5 12) routing span4_horz_45 <X> lc_trk_g1_5
(5 12) routing span4_horz_r_13 <X> lc_trk_g1_5
(5 12) routing span4_horz_r_5 <X> lc_trk_g1_5
(5 12) routing span4_vert_21 <X> lc_trk_g1_5
(5 12) routing span4_vert_29 <X> lc_trk_g1_5
(5 12) routing span4_vert_37 <X> lc_trk_g1_5
(5 12) routing span4_vert_45 <X> lc_trk_g1_5
(5 12) routing span4_vert_b_13 <X> lc_trk_g1_5
(5 12) routing span4_vert_b_5 <X> lc_trk_g1_5
(5 13) routing IO_B.logic_op_tnr_4 <X> lc_trk_g1_4
(5 13) routing IO_L.logic_op_bnr_4 <X> lc_trk_g1_4
(5 13) routing IO_R.logic_op_bnl_4 <X> lc_trk_g1_4
(5 13) routing IO_T.logic_op_bnr_4 <X> lc_trk_g1_4
(5 13) routing span12_horz_4 <X> lc_trk_g1_4
(5 13) routing span12_vert_4 <X> lc_trk_g1_4
(5 13) routing span4_horz_20 <X> lc_trk_g1_4
(5 13) routing span4_horz_28 <X> lc_trk_g1_4
(5 13) routing span4_horz_36 <X> lc_trk_g1_4
(5 13) routing span4_horz_44 <X> lc_trk_g1_4
(5 13) routing span4_horz_r_12 <X> lc_trk_g1_4
(5 13) routing span4_horz_r_4 <X> lc_trk_g1_4
(5 13) routing span4_vert_20 <X> lc_trk_g1_4
(5 13) routing span4_vert_28 <X> lc_trk_g1_4
(5 13) routing span4_vert_36 <X> lc_trk_g1_4
(5 13) routing span4_vert_44 <X> lc_trk_g1_4
(5 13) routing span4_vert_b_12 <X> lc_trk_g1_4
(5 13) routing span4_vert_b_4 <X> lc_trk_g1_4
(5 14) routing IO_B.logic_op_tnr_7 <X> lc_trk_g1_7
(5 14) routing IO_L.logic_op_bnr_7 <X> lc_trk_g1_7
(5 14) routing IO_R.logic_op_bnl_7 <X> lc_trk_g1_7
(5 14) routing IO_T.logic_op_bnr_7 <X> lc_trk_g1_7
(5 14) routing span12_horz_7 <X> lc_trk_g1_7
(5 14) routing span12_vert_7 <X> lc_trk_g1_7
(5 14) routing span4_horz_23 <X> lc_trk_g1_7
(5 14) routing span4_horz_31 <X> lc_trk_g1_7
(5 14) routing span4_horz_39 <X> lc_trk_g1_7
(5 14) routing span4_horz_47 <X> lc_trk_g1_7
(5 14) routing span4_horz_r_15 <X> lc_trk_g1_7
(5 14) routing span4_horz_r_7 <X> lc_trk_g1_7
(5 14) routing span4_vert_23 <X> lc_trk_g1_7
(5 14) routing span4_vert_31 <X> lc_trk_g1_7
(5 14) routing span4_vert_39 <X> lc_trk_g1_7
(5 14) routing span4_vert_47 <X> lc_trk_g1_7
(5 14) routing span4_vert_b_15 <X> lc_trk_g1_7
(5 14) routing span4_vert_b_7 <X> lc_trk_g1_7
(5 15) routing IO_B.logic_op_tnr_6 <X> lc_trk_g1_6
(5 15) routing IO_L.logic_op_bnr_6 <X> lc_trk_g1_6
(5 15) routing IO_R.logic_op_bnl_6 <X> lc_trk_g1_6
(5 15) routing IO_T.logic_op_bnr_6 <X> lc_trk_g1_6
(5 15) routing span12_horz_6 <X> lc_trk_g1_6
(5 15) routing span12_vert_6 <X> lc_trk_g1_6
(5 15) routing span4_horz_22 <X> lc_trk_g1_6
(5 15) routing span4_horz_30 <X> lc_trk_g1_6
(5 15) routing span4_horz_38 <X> lc_trk_g1_6
(5 15) routing span4_horz_46 <X> lc_trk_g1_6
(5 15) routing span4_horz_r_14 <X> lc_trk_g1_6
(5 15) routing span4_horz_r_6 <X> lc_trk_g1_6
(5 15) routing span4_vert_22 <X> lc_trk_g1_6
(5 15) routing span4_vert_30 <X> lc_trk_g1_6
(5 15) routing span4_vert_38 <X> lc_trk_g1_6
(5 15) routing span4_vert_46 <X> lc_trk_g1_6
(5 15) routing span4_vert_b_14 <X> lc_trk_g1_6
(5 15) routing span4_vert_b_6 <X> lc_trk_g1_6
(5 2) routing IO_B.logic_op_tnr_3 <X> lc_trk_g0_3
(5 2) routing IO_L.logic_op_bnr_3 <X> lc_trk_g0_3
(5 2) routing IO_R.logic_op_bnl_3 <X> lc_trk_g0_3
(5 2) routing IO_T.logic_op_bnr_3 <X> lc_trk_g0_3
(5 2) routing span12_horz_3 <X> lc_trk_g0_3
(5 2) routing span12_vert_3 <X> lc_trk_g0_3
(5 2) routing span4_horz_19 <X> lc_trk_g0_3
(5 2) routing span4_horz_27 <X> lc_trk_g0_3
(5 2) routing span4_horz_35 <X> lc_trk_g0_3
(5 2) routing span4_horz_43 <X> lc_trk_g0_3
(5 2) routing span4_horz_r_11 <X> lc_trk_g0_3
(5 2) routing span4_horz_r_3 <X> lc_trk_g0_3
(5 2) routing span4_vert_19 <X> lc_trk_g0_3
(5 2) routing span4_vert_27 <X> lc_trk_g0_3
(5 2) routing span4_vert_35 <X> lc_trk_g0_3
(5 2) routing span4_vert_43 <X> lc_trk_g0_3
(5 2) routing span4_vert_b_11 <X> lc_trk_g0_3
(5 2) routing span4_vert_b_3 <X> lc_trk_g0_3
(5 3) routing IO_B.logic_op_tnr_2 <X> lc_trk_g0_2
(5 3) routing IO_L.logic_op_bnr_2 <X> lc_trk_g0_2
(5 3) routing IO_R.logic_op_bnl_2 <X> lc_trk_g0_2
(5 3) routing IO_T.logic_op_bnr_2 <X> lc_trk_g0_2
(5 3) routing span12_horz_2 <X> lc_trk_g0_2
(5 3) routing span12_vert_2 <X> lc_trk_g0_2
(5 3) routing span4_horz_18 <X> lc_trk_g0_2
(5 3) routing span4_horz_26 <X> lc_trk_g0_2
(5 3) routing span4_horz_34 <X> lc_trk_g0_2
(5 3) routing span4_horz_42 <X> lc_trk_g0_2
(5 3) routing span4_horz_r_10 <X> lc_trk_g0_2
(5 3) routing span4_horz_r_2 <X> lc_trk_g0_2
(5 3) routing span4_vert_18 <X> lc_trk_g0_2
(5 3) routing span4_vert_26 <X> lc_trk_g0_2
(5 3) routing span4_vert_34 <X> lc_trk_g0_2
(5 3) routing span4_vert_42 <X> lc_trk_g0_2
(5 3) routing span4_vert_b_10 <X> lc_trk_g0_2
(5 3) routing span4_vert_b_2 <X> lc_trk_g0_2
(5 4) routing IO_B.logic_op_tnr_5 <X> lc_trk_g0_5
(5 4) routing IO_L.logic_op_bnr_5 <X> lc_trk_g0_5
(5 4) routing IO_R.logic_op_bnl_5 <X> lc_trk_g0_5
(5 4) routing IO_T.logic_op_bnr_5 <X> lc_trk_g0_5
(5 4) routing span12_horz_5 <X> lc_trk_g0_5
(5 4) routing span12_vert_5 <X> lc_trk_g0_5
(5 4) routing span4_horz_21 <X> lc_trk_g0_5
(5 4) routing span4_horz_29 <X> lc_trk_g0_5
(5 4) routing span4_horz_37 <X> lc_trk_g0_5
(5 4) routing span4_horz_45 <X> lc_trk_g0_5
(5 4) routing span4_horz_r_13 <X> lc_trk_g0_5
(5 4) routing span4_horz_r_5 <X> lc_trk_g0_5
(5 4) routing span4_vert_21 <X> lc_trk_g0_5
(5 4) routing span4_vert_29 <X> lc_trk_g0_5
(5 4) routing span4_vert_37 <X> lc_trk_g0_5
(5 4) routing span4_vert_45 <X> lc_trk_g0_5
(5 4) routing span4_vert_b_13 <X> lc_trk_g0_5
(5 4) routing span4_vert_b_5 <X> lc_trk_g0_5
(5 5) routing IO_B.logic_op_tnr_4 <X> lc_trk_g0_4
(5 5) routing IO_L.logic_op_bnr_4 <X> lc_trk_g0_4
(5 5) routing IO_R.logic_op_bnl_4 <X> lc_trk_g0_4
(5 5) routing IO_T.logic_op_bnr_4 <X> lc_trk_g0_4
(5 5) routing span12_horz_4 <X> lc_trk_g0_4
(5 5) routing span12_vert_4 <X> lc_trk_g0_4
(5 5) routing span4_horz_20 <X> lc_trk_g0_4
(5 5) routing span4_horz_28 <X> lc_trk_g0_4
(5 5) routing span4_horz_36 <X> lc_trk_g0_4
(5 5) routing span4_horz_44 <X> lc_trk_g0_4
(5 5) routing span4_horz_r_12 <X> lc_trk_g0_4
(5 5) routing span4_horz_r_4 <X> lc_trk_g0_4
(5 5) routing span4_vert_20 <X> lc_trk_g0_4
(5 5) routing span4_vert_28 <X> lc_trk_g0_4
(5 5) routing span4_vert_36 <X> lc_trk_g0_4
(5 5) routing span4_vert_44 <X> lc_trk_g0_4
(5 5) routing span4_vert_b_12 <X> lc_trk_g0_4
(5 5) routing span4_vert_b_4 <X> lc_trk_g0_4
(5 6) routing IO_B.logic_op_tnr_7 <X> lc_trk_g0_7
(5 6) routing IO_L.logic_op_bnr_7 <X> lc_trk_g0_7
(5 6) routing IO_R.logic_op_bnl_7 <X> lc_trk_g0_7
(5 6) routing IO_T.logic_op_bnr_7 <X> lc_trk_g0_7
(5 6) routing span12_horz_7 <X> lc_trk_g0_7
(5 6) routing span12_vert_7 <X> lc_trk_g0_7
(5 6) routing span4_horz_23 <X> lc_trk_g0_7
(5 6) routing span4_horz_31 <X> lc_trk_g0_7
(5 6) routing span4_horz_39 <X> lc_trk_g0_7
(5 6) routing span4_horz_47 <X> lc_trk_g0_7
(5 6) routing span4_horz_r_15 <X> lc_trk_g0_7
(5 6) routing span4_horz_r_7 <X> lc_trk_g0_7
(5 6) routing span4_vert_23 <X> lc_trk_g0_7
(5 6) routing span4_vert_31 <X> lc_trk_g0_7
(5 6) routing span4_vert_39 <X> lc_trk_g0_7
(5 6) routing span4_vert_47 <X> lc_trk_g0_7
(5 6) routing span4_vert_b_15 <X> lc_trk_g0_7
(5 6) routing span4_vert_b_7 <X> lc_trk_g0_7
(5 7) routing IO_B.logic_op_tnr_6 <X> lc_trk_g0_6
(5 7) routing IO_L.logic_op_bnr_6 <X> lc_trk_g0_6
(5 7) routing IO_R.logic_op_bnl_6 <X> lc_trk_g0_6
(5 7) routing IO_T.logic_op_bnr_6 <X> lc_trk_g0_6
(5 7) routing span12_horz_6 <X> lc_trk_g0_6
(5 7) routing span12_vert_6 <X> lc_trk_g0_6
(5 7) routing span4_horz_22 <X> lc_trk_g0_6
(5 7) routing span4_horz_30 <X> lc_trk_g0_6
(5 7) routing span4_horz_38 <X> lc_trk_g0_6
(5 7) routing span4_horz_46 <X> lc_trk_g0_6
(5 7) routing span4_horz_r_14 <X> lc_trk_g0_6
(5 7) routing span4_horz_r_6 <X> lc_trk_g0_6
(5 7) routing span4_vert_22 <X> lc_trk_g0_6
(5 7) routing span4_vert_30 <X> lc_trk_g0_6
(5 7) routing span4_vert_38 <X> lc_trk_g0_6
(5 7) routing span4_vert_46 <X> lc_trk_g0_6
(5 7) routing span4_vert_b_14 <X> lc_trk_g0_6
(5 7) routing span4_vert_b_6 <X> lc_trk_g0_6
(5 8) routing IO_B.logic_op_tnr_1 <X> lc_trk_g1_1
(5 8) routing IO_L.logic_op_bnr_1 <X> lc_trk_g1_1
(5 8) routing IO_R.logic_op_bnl_1 <X> lc_trk_g1_1
(5 8) routing IO_T.logic_op_bnr_1 <X> lc_trk_g1_1
(5 8) routing span12_horz_1 <X> lc_trk_g1_1
(5 8) routing span12_vert_1 <X> lc_trk_g1_1
(5 8) routing span4_horz_17 <X> lc_trk_g1_1
(5 8) routing span4_horz_25 <X> lc_trk_g1_1
(5 8) routing span4_horz_33 <X> lc_trk_g1_1
(5 8) routing span4_horz_41 <X> lc_trk_g1_1
(5 8) routing span4_horz_r_1 <X> lc_trk_g1_1
(5 8) routing span4_horz_r_9 <X> lc_trk_g1_1
(5 8) routing span4_vert_17 <X> lc_trk_g1_1
(5 8) routing span4_vert_25 <X> lc_trk_g1_1
(5 8) routing span4_vert_33 <X> lc_trk_g1_1
(5 8) routing span4_vert_41 <X> lc_trk_g1_1
(5 8) routing span4_vert_b_1 <X> lc_trk_g1_1
(5 8) routing span4_vert_b_9 <X> lc_trk_g1_1
(5 9) routing IO_B.logic_op_tnr_0 <X> lc_trk_g1_0
(5 9) routing IO_L.logic_op_bnr_0 <X> lc_trk_g1_0
(5 9) routing IO_R.logic_op_bnl_0 <X> lc_trk_g1_0
(5 9) routing IO_T.logic_op_bnr_0 <X> lc_trk_g1_0
(5 9) routing span12_horz_0 <X> lc_trk_g1_0
(5 9) routing span12_vert_0 <X> lc_trk_g1_0
(5 9) routing span4_horz_16 <X> lc_trk_g1_0
(5 9) routing span4_horz_24 <X> lc_trk_g1_0
(5 9) routing span4_horz_32 <X> lc_trk_g1_0
(5 9) routing span4_horz_40 <X> lc_trk_g1_0
(5 9) routing span4_horz_r_0 <X> lc_trk_g1_0
(5 9) routing span4_horz_r_8 <X> lc_trk_g1_0
(5 9) routing span4_vert_16 <X> lc_trk_g1_0
(5 9) routing span4_vert_24 <X> lc_trk_g1_0
(5 9) routing span4_vert_32 <X> lc_trk_g1_0
(5 9) routing span4_vert_40 <X> lc_trk_g1_0
(5 9) routing span4_vert_b_0 <X> lc_trk_g1_0
(5 9) routing span4_vert_b_8 <X> lc_trk_g1_0
(6 0) routing span12_horz_17 <X> lc_trk_g0_1
(6 0) routing span12_horz_9 <X> lc_trk_g0_1
(6 0) routing span12_vert_17 <X> lc_trk_g0_1
(6 0) routing span12_vert_9 <X> lc_trk_g0_1
(6 0) routing span4_horz_1 <X> lc_trk_g0_1
(6 0) routing span4_horz_17 <X> lc_trk_g0_1
(6 0) routing span4_horz_25 <X> lc_trk_g0_1
(6 0) routing span4_horz_33 <X> lc_trk_g0_1
(6 0) routing span4_horz_41 <X> lc_trk_g0_1
(6 0) routing span4_horz_9 <X> lc_trk_g0_1
(6 0) routing span4_vert_1 <X> lc_trk_g0_1
(6 0) routing span4_vert_17 <X> lc_trk_g0_1
(6 0) routing span4_vert_25 <X> lc_trk_g0_1
(6 0) routing span4_vert_33 <X> lc_trk_g0_1
(6 0) routing span4_vert_41 <X> lc_trk_g0_1
(6 0) routing span4_vert_9 <X> lc_trk_g0_1
(6 1) routing span12_horz_16 <X> lc_trk_g0_0
(6 1) routing span12_horz_8 <X> lc_trk_g0_0
(6 1) routing span12_vert_16 <X> lc_trk_g0_0
(6 1) routing span12_vert_8 <X> lc_trk_g0_0
(6 1) routing span4_horz_0 <X> lc_trk_g0_0
(6 1) routing span4_horz_16 <X> lc_trk_g0_0
(6 1) routing span4_horz_24 <X> lc_trk_g0_0
(6 1) routing span4_horz_32 <X> lc_trk_g0_0
(6 1) routing span4_horz_40 <X> lc_trk_g0_0
(6 1) routing span4_horz_8 <X> lc_trk_g0_0
(6 1) routing span4_vert_0 <X> lc_trk_g0_0
(6 1) routing span4_vert_16 <X> lc_trk_g0_0
(6 1) routing span4_vert_24 <X> lc_trk_g0_0
(6 1) routing span4_vert_32 <X> lc_trk_g0_0
(6 1) routing span4_vert_40 <X> lc_trk_g0_0
(6 1) routing span4_vert_8 <X> lc_trk_g0_0
(6 10) routing span12_horz_11 <X> lc_trk_g1_3
(6 10) routing span12_horz_19 <X> lc_trk_g1_3
(6 10) routing span12_vert_11 <X> lc_trk_g1_3
(6 10) routing span12_vert_19 <X> lc_trk_g1_3
(6 10) routing span4_horz_11 <X> lc_trk_g1_3
(6 10) routing span4_horz_19 <X> lc_trk_g1_3
(6 10) routing span4_horz_27 <X> lc_trk_g1_3
(6 10) routing span4_horz_3 <X> lc_trk_g1_3
(6 10) routing span4_horz_35 <X> lc_trk_g1_3
(6 10) routing span4_horz_43 <X> lc_trk_g1_3
(6 10) routing span4_vert_11 <X> lc_trk_g1_3
(6 10) routing span4_vert_19 <X> lc_trk_g1_3
(6 10) routing span4_vert_27 <X> lc_trk_g1_3
(6 10) routing span4_vert_3 <X> lc_trk_g1_3
(6 10) routing span4_vert_35 <X> lc_trk_g1_3
(6 10) routing span4_vert_43 <X> lc_trk_g1_3
(6 11) routing span12_horz_10 <X> lc_trk_g1_2
(6 11) routing span12_horz_18 <X> lc_trk_g1_2
(6 11) routing span12_vert_10 <X> lc_trk_g1_2
(6 11) routing span12_vert_18 <X> lc_trk_g1_2
(6 11) routing span4_horz_10 <X> lc_trk_g1_2
(6 11) routing span4_horz_18 <X> lc_trk_g1_2
(6 11) routing span4_horz_2 <X> lc_trk_g1_2
(6 11) routing span4_horz_26 <X> lc_trk_g1_2
(6 11) routing span4_horz_34 <X> lc_trk_g1_2
(6 11) routing span4_horz_42 <X> lc_trk_g1_2
(6 11) routing span4_vert_10 <X> lc_trk_g1_2
(6 11) routing span4_vert_18 <X> lc_trk_g1_2
(6 11) routing span4_vert_2 <X> lc_trk_g1_2
(6 11) routing span4_vert_26 <X> lc_trk_g1_2
(6 11) routing span4_vert_34 <X> lc_trk_g1_2
(6 11) routing span4_vert_42 <X> lc_trk_g1_2
(6 12) routing span12_horz_13 <X> lc_trk_g1_5
(6 12) routing span12_horz_21 <X> lc_trk_g1_5
(6 12) routing span12_vert_13 <X> lc_trk_g1_5
(6 12) routing span12_vert_21 <X> lc_trk_g1_5
(6 12) routing span4_horz_13 <X> lc_trk_g1_5
(6 12) routing span4_horz_21 <X> lc_trk_g1_5
(6 12) routing span4_horz_29 <X> lc_trk_g1_5
(6 12) routing span4_horz_37 <X> lc_trk_g1_5
(6 12) routing span4_horz_45 <X> lc_trk_g1_5
(6 12) routing span4_horz_5 <X> lc_trk_g1_5
(6 12) routing span4_vert_13 <X> lc_trk_g1_5
(6 12) routing span4_vert_21 <X> lc_trk_g1_5
(6 12) routing span4_vert_29 <X> lc_trk_g1_5
(6 12) routing span4_vert_37 <X> lc_trk_g1_5
(6 12) routing span4_vert_45 <X> lc_trk_g1_5
(6 12) routing span4_vert_5 <X> lc_trk_g1_5
(6 13) routing span12_horz_12 <X> lc_trk_g1_4
(6 13) routing span12_horz_20 <X> lc_trk_g1_4
(6 13) routing span12_vert_12 <X> lc_trk_g1_4
(6 13) routing span12_vert_20 <X> lc_trk_g1_4
(6 13) routing span4_horz_12 <X> lc_trk_g1_4
(6 13) routing span4_horz_20 <X> lc_trk_g1_4
(6 13) routing span4_horz_28 <X> lc_trk_g1_4
(6 13) routing span4_horz_36 <X> lc_trk_g1_4
(6 13) routing span4_horz_4 <X> lc_trk_g1_4
(6 13) routing span4_horz_44 <X> lc_trk_g1_4
(6 13) routing span4_vert_12 <X> lc_trk_g1_4
(6 13) routing span4_vert_20 <X> lc_trk_g1_4
(6 13) routing span4_vert_28 <X> lc_trk_g1_4
(6 13) routing span4_vert_36 <X> lc_trk_g1_4
(6 13) routing span4_vert_4 <X> lc_trk_g1_4
(6 13) routing span4_vert_44 <X> lc_trk_g1_4
(6 14) routing span12_horz_15 <X> lc_trk_g1_7
(6 14) routing span12_horz_23 <X> lc_trk_g1_7
(6 14) routing span12_vert_15 <X> lc_trk_g1_7
(6 14) routing span12_vert_23 <X> lc_trk_g1_7
(6 14) routing span4_horz_15 <X> lc_trk_g1_7
(6 14) routing span4_horz_23 <X> lc_trk_g1_7
(6 14) routing span4_horz_31 <X> lc_trk_g1_7
(6 14) routing span4_horz_39 <X> lc_trk_g1_7
(6 14) routing span4_horz_47 <X> lc_trk_g1_7
(6 14) routing span4_horz_7 <X> lc_trk_g1_7
(6 14) routing span4_vert_15 <X> lc_trk_g1_7
(6 14) routing span4_vert_23 <X> lc_trk_g1_7
(6 14) routing span4_vert_31 <X> lc_trk_g1_7
(6 14) routing span4_vert_39 <X> lc_trk_g1_7
(6 14) routing span4_vert_47 <X> lc_trk_g1_7
(6 14) routing span4_vert_7 <X> lc_trk_g1_7
(6 15) routing span12_horz_14 <X> lc_trk_g1_6
(6 15) routing span12_horz_22 <X> lc_trk_g1_6
(6 15) routing span12_vert_14 <X> lc_trk_g1_6
(6 15) routing span12_vert_22 <X> lc_trk_g1_6
(6 15) routing span4_horz_14 <X> lc_trk_g1_6
(6 15) routing span4_horz_22 <X> lc_trk_g1_6
(6 15) routing span4_horz_30 <X> lc_trk_g1_6
(6 15) routing span4_horz_38 <X> lc_trk_g1_6
(6 15) routing span4_horz_46 <X> lc_trk_g1_6
(6 15) routing span4_horz_6 <X> lc_trk_g1_6
(6 15) routing span4_vert_14 <X> lc_trk_g1_6
(6 15) routing span4_vert_22 <X> lc_trk_g1_6
(6 15) routing span4_vert_30 <X> lc_trk_g1_6
(6 15) routing span4_vert_38 <X> lc_trk_g1_6
(6 15) routing span4_vert_46 <X> lc_trk_g1_6
(6 15) routing span4_vert_6 <X> lc_trk_g1_6
(6 2) routing span12_horz_11 <X> lc_trk_g0_3
(6 2) routing span12_horz_19 <X> lc_trk_g0_3
(6 2) routing span12_vert_11 <X> lc_trk_g0_3
(6 2) routing span12_vert_19 <X> lc_trk_g0_3
(6 2) routing span4_horz_11 <X> lc_trk_g0_3
(6 2) routing span4_horz_19 <X> lc_trk_g0_3
(6 2) routing span4_horz_27 <X> lc_trk_g0_3
(6 2) routing span4_horz_3 <X> lc_trk_g0_3
(6 2) routing span4_horz_35 <X> lc_trk_g0_3
(6 2) routing span4_horz_43 <X> lc_trk_g0_3
(6 2) routing span4_vert_11 <X> lc_trk_g0_3
(6 2) routing span4_vert_19 <X> lc_trk_g0_3
(6 2) routing span4_vert_27 <X> lc_trk_g0_3
(6 2) routing span4_vert_3 <X> lc_trk_g0_3
(6 2) routing span4_vert_35 <X> lc_trk_g0_3
(6 2) routing span4_vert_43 <X> lc_trk_g0_3
(6 3) routing span12_horz_10 <X> lc_trk_g0_2
(6 3) routing span12_horz_18 <X> lc_trk_g0_2
(6 3) routing span12_vert_10 <X> lc_trk_g0_2
(6 3) routing span12_vert_18 <X> lc_trk_g0_2
(6 3) routing span4_horz_10 <X> lc_trk_g0_2
(6 3) routing span4_horz_18 <X> lc_trk_g0_2
(6 3) routing span4_horz_2 <X> lc_trk_g0_2
(6 3) routing span4_horz_26 <X> lc_trk_g0_2
(6 3) routing span4_horz_34 <X> lc_trk_g0_2
(6 3) routing span4_horz_42 <X> lc_trk_g0_2
(6 3) routing span4_vert_10 <X> lc_trk_g0_2
(6 3) routing span4_vert_18 <X> lc_trk_g0_2
(6 3) routing span4_vert_2 <X> lc_trk_g0_2
(6 3) routing span4_vert_26 <X> lc_trk_g0_2
(6 3) routing span4_vert_34 <X> lc_trk_g0_2
(6 3) routing span4_vert_42 <X> lc_trk_g0_2
(6 4) routing span12_horz_13 <X> lc_trk_g0_5
(6 4) routing span12_horz_21 <X> lc_trk_g0_5
(6 4) routing span12_vert_13 <X> lc_trk_g0_5
(6 4) routing span12_vert_21 <X> lc_trk_g0_5
(6 4) routing span4_horz_13 <X> lc_trk_g0_5
(6 4) routing span4_horz_21 <X> lc_trk_g0_5
(6 4) routing span4_horz_29 <X> lc_trk_g0_5
(6 4) routing span4_horz_37 <X> lc_trk_g0_5
(6 4) routing span4_horz_45 <X> lc_trk_g0_5
(6 4) routing span4_horz_5 <X> lc_trk_g0_5
(6 4) routing span4_vert_13 <X> lc_trk_g0_5
(6 4) routing span4_vert_21 <X> lc_trk_g0_5
(6 4) routing span4_vert_29 <X> lc_trk_g0_5
(6 4) routing span4_vert_37 <X> lc_trk_g0_5
(6 4) routing span4_vert_45 <X> lc_trk_g0_5
(6 4) routing span4_vert_5 <X> lc_trk_g0_5
(6 5) routing span12_horz_12 <X> lc_trk_g0_4
(6 5) routing span12_horz_20 <X> lc_trk_g0_4
(6 5) routing span12_vert_12 <X> lc_trk_g0_4
(6 5) routing span12_vert_20 <X> lc_trk_g0_4
(6 5) routing span4_horz_12 <X> lc_trk_g0_4
(6 5) routing span4_horz_20 <X> lc_trk_g0_4
(6 5) routing span4_horz_28 <X> lc_trk_g0_4
(6 5) routing span4_horz_36 <X> lc_trk_g0_4
(6 5) routing span4_horz_4 <X> lc_trk_g0_4
(6 5) routing span4_horz_44 <X> lc_trk_g0_4
(6 5) routing span4_vert_12 <X> lc_trk_g0_4
(6 5) routing span4_vert_20 <X> lc_trk_g0_4
(6 5) routing span4_vert_28 <X> lc_trk_g0_4
(6 5) routing span4_vert_36 <X> lc_trk_g0_4
(6 5) routing span4_vert_4 <X> lc_trk_g0_4
(6 5) routing span4_vert_44 <X> lc_trk_g0_4
(6 6) routing span12_horz_15 <X> lc_trk_g0_7
(6 6) routing span12_horz_23 <X> lc_trk_g0_7
(6 6) routing span12_vert_15 <X> lc_trk_g0_7
(6 6) routing span12_vert_23 <X> lc_trk_g0_7
(6 6) routing span4_horz_15 <X> lc_trk_g0_7
(6 6) routing span4_horz_23 <X> lc_trk_g0_7
(6 6) routing span4_horz_31 <X> lc_trk_g0_7
(6 6) routing span4_horz_39 <X> lc_trk_g0_7
(6 6) routing span4_horz_47 <X> lc_trk_g0_7
(6 6) routing span4_horz_7 <X> lc_trk_g0_7
(6 6) routing span4_vert_15 <X> lc_trk_g0_7
(6 6) routing span4_vert_23 <X> lc_trk_g0_7
(6 6) routing span4_vert_31 <X> lc_trk_g0_7
(6 6) routing span4_vert_39 <X> lc_trk_g0_7
(6 6) routing span4_vert_47 <X> lc_trk_g0_7
(6 6) routing span4_vert_7 <X> lc_trk_g0_7
(6 7) routing span12_horz_14 <X> lc_trk_g0_6
(6 7) routing span12_horz_22 <X> lc_trk_g0_6
(6 7) routing span12_vert_14 <X> lc_trk_g0_6
(6 7) routing span12_vert_22 <X> lc_trk_g0_6
(6 7) routing span4_horz_14 <X> lc_trk_g0_6
(6 7) routing span4_horz_22 <X> lc_trk_g0_6
(6 7) routing span4_horz_30 <X> lc_trk_g0_6
(6 7) routing span4_horz_38 <X> lc_trk_g0_6
(6 7) routing span4_horz_46 <X> lc_trk_g0_6
(6 7) routing span4_horz_6 <X> lc_trk_g0_6
(6 7) routing span4_vert_14 <X> lc_trk_g0_6
(6 7) routing span4_vert_22 <X> lc_trk_g0_6
(6 7) routing span4_vert_30 <X> lc_trk_g0_6
(6 7) routing span4_vert_38 <X> lc_trk_g0_6
(6 7) routing span4_vert_46 <X> lc_trk_g0_6
(6 7) routing span4_vert_6 <X> lc_trk_g0_6
(6 8) routing span12_horz_17 <X> lc_trk_g1_1
(6 8) routing span12_horz_9 <X> lc_trk_g1_1
(6 8) routing span12_vert_17 <X> lc_trk_g1_1
(6 8) routing span12_vert_9 <X> lc_trk_g1_1
(6 8) routing span4_horz_1 <X> lc_trk_g1_1
(6 8) routing span4_horz_17 <X> lc_trk_g1_1
(6 8) routing span4_horz_25 <X> lc_trk_g1_1
(6 8) routing span4_horz_33 <X> lc_trk_g1_1
(6 8) routing span4_horz_41 <X> lc_trk_g1_1
(6 8) routing span4_horz_9 <X> lc_trk_g1_1
(6 8) routing span4_vert_1 <X> lc_trk_g1_1
(6 8) routing span4_vert_17 <X> lc_trk_g1_1
(6 8) routing span4_vert_25 <X> lc_trk_g1_1
(6 8) routing span4_vert_33 <X> lc_trk_g1_1
(6 8) routing span4_vert_41 <X> lc_trk_g1_1
(6 8) routing span4_vert_9 <X> lc_trk_g1_1
(6 9) routing span12_horz_16 <X> lc_trk_g1_0
(6 9) routing span12_horz_8 <X> lc_trk_g1_0
(6 9) routing span12_vert_16 <X> lc_trk_g1_0
(6 9) routing span12_vert_8 <X> lc_trk_g1_0
(6 9) routing span4_horz_0 <X> lc_trk_g1_0
(6 9) routing span4_horz_16 <X> lc_trk_g1_0
(6 9) routing span4_horz_24 <X> lc_trk_g1_0
(6 9) routing span4_horz_32 <X> lc_trk_g1_0
(6 9) routing span4_horz_40 <X> lc_trk_g1_0
(6 9) routing span4_horz_8 <X> lc_trk_g1_0
(6 9) routing span4_vert_0 <X> lc_trk_g1_0
(6 9) routing span4_vert_16 <X> lc_trk_g1_0
(6 9) routing span4_vert_24 <X> lc_trk_g1_0
(6 9) routing span4_vert_32 <X> lc_trk_g1_0
(6 9) routing span4_vert_40 <X> lc_trk_g1_0
(6 9) routing span4_vert_8 <X> lc_trk_g1_0
(7 0) Enable bit of Mux _local_links/g0_mux_1 => logic_op_bnl_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => logic_op_bnr_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => logic_op_bot_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => logic_op_lft_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => logic_op_rgt_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => logic_op_tnl_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => logic_op_tnr_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => logic_op_top_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span12_horz_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span12_horz_9 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span12_vert_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_horz_17 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_vert_17 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_1 lc_trk_g0_1
(7 0) Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
(7 1) Enable bit of Mux _local_links/g0_mux_0 => logic_op_bnl_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => logic_op_bnr_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => logic_op_bot_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => logic_op_lft_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => logic_op_rgt_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => logic_op_tnl_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => logic_op_tnr_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => logic_op_top_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span12_horz_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span12_vert_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span12_vert_16 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_horz_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_horz_16 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_horz_24 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_horz_32 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
(7 1) Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
(7 10) Enable bit of Mux _local_links/g1_mux_3 => logic_op_bnl_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => logic_op_bnr_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => logic_op_bot_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => logic_op_lft_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => logic_op_rgt_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => logic_op_tnl_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => logic_op_tnr_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => logic_op_top_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span12_horz_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span12_vert_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_horz_11 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_horz_19 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_horz_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_vert_27 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_vert_35 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
(7 10) Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
(7 11) Enable bit of Mux _local_links/g1_mux_2 => logic_op_bnl_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => logic_op_bnr_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => logic_op_bot_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => logic_op_lft_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => logic_op_rgt_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => logic_op_tnl_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => logic_op_tnr_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => logic_op_top_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span12_horz_10 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span12_horz_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span12_vert_18 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span12_vert_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_horz_26 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_horz_42 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_vert_42 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_10 lc_trk_g1_2
(7 11) Enable bit of Mux _local_links/g1_mux_2 => span4_vert_b_2 lc_trk_g1_2
(7 12) Enable bit of Mux _local_links/g1_mux_5 => logic_op_bnl_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => logic_op_bnr_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => logic_op_bot_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => logic_op_lft_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => logic_op_rgt_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => logic_op_tnl_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => logic_op_tnr_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => logic_op_top_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span12_horz_13 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span12_horz_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span12_vert_13 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_horz_13 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_horz_21 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_horz_29 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_horz_37 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_horz_45 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_horz_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_vert_21 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_vert_29 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_vert_37 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_vert_5 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
(7 12) Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
(7 13) Enable bit of Mux _local_links/g1_mux_4 => logic_op_bnl_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => logic_op_bnr_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => logic_op_bot_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => logic_op_lft_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => logic_op_rgt_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => logic_op_tnl_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => logic_op_tnr_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => logic_op_top_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span12_horz_12 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span12_vert_12 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span12_vert_20 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_horz_12 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_horz_28 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_vert_44 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
(7 13) Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
(7 14) Enable bit of Mux _local_links/g1_mux_7 => logic_op_bnl_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => logic_op_bnr_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => logic_op_bot_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => logic_op_lft_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => logic_op_rgt_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => logic_op_tnl_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => logic_op_tnr_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => logic_op_top_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span12_horz_15 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span12_horz_23 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span12_horz_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span12_vert_15 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span12_vert_23 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_horz_15 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_horz_23 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_horz_39 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_horz_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_vert_23 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_vert_31 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_vert_39 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_vert_7 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
(7 14) Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
(7 15) Enable bit of Mux _local_links/g1_mux_6 => logic_op_bnl_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => logic_op_bnr_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => logic_op_bot_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => logic_op_lft_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => logic_op_rgt_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => logic_op_tnl_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => logic_op_tnr_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => logic_op_top_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span12_horz_22 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span12_vert_22 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_horz_14 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_horz_22 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_horz_30 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_horz_38 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_horz_46 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_horz_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_vert_22 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_vert_30 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_vert_46 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_vert_6 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6
(7 15) Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_6 lc_trk_g1_6
(7 2) Enable bit of Mux _local_links/g0_mux_3 => logic_op_bnl_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => logic_op_bnr_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => logic_op_bot_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => logic_op_lft_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => logic_op_rgt_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => logic_op_tnl_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => logic_op_tnr_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => logic_op_top_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span12_horz_19 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span12_vert_11 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_horz_11 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_horz_27 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
(7 2) Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
(7 3) Enable bit of Mux _local_links/g0_mux_2 => logic_op_bnl_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => logic_op_bnr_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => logic_op_bot_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => logic_op_lft_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => logic_op_rgt_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => logic_op_tnl_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => logic_op_tnr_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => logic_op_top_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span12_horz_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_horz_10 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_horz_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_horz_34 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_horz_42 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
(7 3) Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_2 lc_trk_g0_2
(7 4) Enable bit of Mux _local_links/g0_mux_5 => logic_op_bnl_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => logic_op_bnr_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => logic_op_bot_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => logic_op_lft_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => logic_op_rgt_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => logic_op_tnl_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => logic_op_tnr_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => logic_op_top_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span12_horz_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_horz_13 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_horz_21 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_horz_37 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_horz_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_vert_45 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
(7 4) Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
(7 5) Enable bit of Mux _local_links/g0_mux_4 => logic_op_bnl_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => logic_op_bnr_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => logic_op_bot_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => logic_op_lft_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => logic_op_rgt_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => logic_op_tnl_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => logic_op_tnr_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => logic_op_top_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span12_vert_12 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span12_vert_20 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_horz_28 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_vert_20 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
(7 5) Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
(7 6) Enable bit of Mux _local_links/g0_mux_7 => logic_op_bnl_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => logic_op_bnr_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => logic_op_bot_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => logic_op_lft_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => logic_op_rgt_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => logic_op_tnl_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => logic_op_tnr_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => logic_op_top_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span12_horz_15 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span12_vert_23 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_horz_23 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_horz_47 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_vert_31 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_vert_47 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
(7 6) Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
(7 7) Enable bit of Mux _local_links/g0_mux_6 => logic_op_bnl_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => logic_op_bnr_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => logic_op_bot_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => logic_op_lft_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => logic_op_rgt_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => logic_op_tnl_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => logic_op_tnr_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => logic_op_top_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span12_horz_22 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span12_vert_14 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_horz_14 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_horz_22 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_horz_30 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_horz_38 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_horz_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_vert_22 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_vert_30 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_vert_38 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_vert_46 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_vert_6 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6
(7 7) Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
(7 8) Enable bit of Mux _local_links/g1_mux_1 => logic_op_bnl_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => logic_op_bnr_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => logic_op_bot_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => logic_op_lft_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => logic_op_rgt_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => logic_op_tnl_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => logic_op_tnr_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => logic_op_top_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span12_horz_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span12_horz_17 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span12_horz_9 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span12_vert_17 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_horz_41 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_vert_33 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
(7 8) Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_9 lc_trk_g1_1
(7 9) Enable bit of Mux _local_links/g1_mux_0 => logic_op_bnl_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => logic_op_bnr_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => logic_op_bot_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => logic_op_lft_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => logic_op_rgt_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => logic_op_tnl_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => logic_op_tnr_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => logic_op_top_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span12_horz_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span12_horz_16 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span12_vert_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0
(7 9) Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
(8 0) routing IO_B.logic_op_tnl_1 <X> lc_trk_g0_1
(8 0) routing IO_B.logic_op_top_1 <X> lc_trk_g0_1
(8 0) routing IO_L.logic_op_rgt_1 <X> lc_trk_g0_1
(8 0) routing IO_L.logic_op_tnr_1 <X> lc_trk_g0_1
(8 0) routing IO_R.logic_op_lft_1 <X> lc_trk_g0_1
(8 0) routing IO_R.logic_op_tnl_1 <X> lc_trk_g0_1
(8 0) routing IO_T.logic_op_bnl_1 <X> lc_trk_g0_1
(8 0) routing IO_T.logic_op_bot_1 <X> lc_trk_g0_1
(8 0) routing span12_horz_1 <X> lc_trk_g0_1
(8 0) routing span12_vert_1 <X> lc_trk_g0_1
(8 0) routing span4_horz_1 <X> lc_trk_g0_1
(8 0) routing span4_horz_33 <X> lc_trk_g0_1
(8 0) routing span4_horz_41 <X> lc_trk_g0_1
(8 0) routing span4_horz_9 <X> lc_trk_g0_1
(8 0) routing span4_horz_r_9 <X> lc_trk_g0_1
(8 0) routing span4_vert_1 <X> lc_trk_g0_1
(8 0) routing span4_vert_33 <X> lc_trk_g0_1
(8 0) routing span4_vert_41 <X> lc_trk_g0_1
(8 0) routing span4_vert_9 <X> lc_trk_g0_1
(8 0) routing span4_vert_b_9 <X> lc_trk_g0_1
(8 1) routing IO_B.logic_op_top_1 <X> lc_trk_g0_1
(8 1) routing IO_L.logic_op_rgt_1 <X> lc_trk_g0_1
(8 1) routing IO_R.logic_op_lft_1 <X> lc_trk_g0_1
(8 1) routing IO_T.logic_op_bot_1 <X> lc_trk_g0_1
(8 1) routing span12_horz_1 <X> lc_trk_g0_1
(8 1) routing span12_horz_17 <X> lc_trk_g0_1
(8 1) routing span12_vert_1 <X> lc_trk_g0_1
(8 1) routing span12_vert_17 <X> lc_trk_g0_1
(8 1) routing span4_horz_25 <X> lc_trk_g0_1
(8 1) routing span4_horz_41 <X> lc_trk_g0_1
(8 1) routing span4_horz_9 <X> lc_trk_g0_1
(8 1) routing span4_horz_r_1 <X> lc_trk_g0_1
(8 1) routing span4_vert_25 <X> lc_trk_g0_1
(8 1) routing span4_vert_41 <X> lc_trk_g0_1
(8 1) routing span4_vert_9 <X> lc_trk_g0_1
(8 1) routing span4_vert_b_1 <X> lc_trk_g0_1
(8 10) routing IO_B.logic_op_tnl_3 <X> lc_trk_g1_3
(8 10) routing IO_B.logic_op_top_3 <X> lc_trk_g1_3
(8 10) routing IO_L.logic_op_rgt_3 <X> lc_trk_g1_3
(8 10) routing IO_L.logic_op_tnr_3 <X> lc_trk_g1_3
(8 10) routing IO_R.logic_op_lft_3 <X> lc_trk_g1_3
(8 10) routing IO_R.logic_op_tnl_3 <X> lc_trk_g1_3
(8 10) routing IO_T.logic_op_bnl_3 <X> lc_trk_g1_3
(8 10) routing IO_T.logic_op_bot_3 <X> lc_trk_g1_3
(8 10) routing span12_horz_3 <X> lc_trk_g1_3
(8 10) routing span12_vert_3 <X> lc_trk_g1_3
(8 10) routing span4_horz_11 <X> lc_trk_g1_3
(8 10) routing span4_horz_3 <X> lc_trk_g1_3
(8 10) routing span4_horz_35 <X> lc_trk_g1_3
(8 10) routing span4_horz_43 <X> lc_trk_g1_3
(8 10) routing span4_horz_r_11 <X> lc_trk_g1_3
(8 10) routing span4_vert_11 <X> lc_trk_g1_3
(8 10) routing span4_vert_3 <X> lc_trk_g1_3
(8 10) routing span4_vert_35 <X> lc_trk_g1_3
(8 10) routing span4_vert_43 <X> lc_trk_g1_3
(8 10) routing span4_vert_b_11 <X> lc_trk_g1_3
(8 11) routing IO_B.logic_op_top_3 <X> lc_trk_g1_3
(8 11) routing IO_L.logic_op_rgt_3 <X> lc_trk_g1_3
(8 11) routing IO_R.logic_op_lft_3 <X> lc_trk_g1_3
(8 11) routing IO_T.logic_op_bot_3 <X> lc_trk_g1_3
(8 11) routing span12_horz_19 <X> lc_trk_g1_3
(8 11) routing span12_horz_3 <X> lc_trk_g1_3
(8 11) routing span12_vert_19 <X> lc_trk_g1_3
(8 11) routing span12_vert_3 <X> lc_trk_g1_3
(8 11) routing span4_horz_11 <X> lc_trk_g1_3
(8 11) routing span4_horz_27 <X> lc_trk_g1_3
(8 11) routing span4_horz_43 <X> lc_trk_g1_3
(8 11) routing span4_horz_r_3 <X> lc_trk_g1_3
(8 11) routing span4_vert_11 <X> lc_trk_g1_3
(8 11) routing span4_vert_27 <X> lc_trk_g1_3
(8 11) routing span4_vert_43 <X> lc_trk_g1_3
(8 11) routing span4_vert_b_3 <X> lc_trk_g1_3
(8 12) routing IO_B.logic_op_tnl_5 <X> lc_trk_g1_5
(8 12) routing IO_B.logic_op_top_5 <X> lc_trk_g1_5
(8 12) routing IO_L.logic_op_rgt_5 <X> lc_trk_g1_5
(8 12) routing IO_L.logic_op_tnr_5 <X> lc_trk_g1_5
(8 12) routing IO_R.logic_op_lft_5 <X> lc_trk_g1_5
(8 12) routing IO_R.logic_op_tnl_5 <X> lc_trk_g1_5
(8 12) routing IO_T.logic_op_bnl_5 <X> lc_trk_g1_5
(8 12) routing IO_T.logic_op_bot_5 <X> lc_trk_g1_5
(8 12) routing span12_horz_5 <X> lc_trk_g1_5
(8 12) routing span12_vert_5 <X> lc_trk_g1_5
(8 12) routing span4_horz_13 <X> lc_trk_g1_5
(8 12) routing span4_horz_37 <X> lc_trk_g1_5
(8 12) routing span4_horz_45 <X> lc_trk_g1_5
(8 12) routing span4_horz_5 <X> lc_trk_g1_5
(8 12) routing span4_horz_r_13 <X> lc_trk_g1_5
(8 12) routing span4_vert_13 <X> lc_trk_g1_5
(8 12) routing span4_vert_37 <X> lc_trk_g1_5
(8 12) routing span4_vert_45 <X> lc_trk_g1_5
(8 12) routing span4_vert_5 <X> lc_trk_g1_5
(8 12) routing span4_vert_b_13 <X> lc_trk_g1_5
(8 13) routing IO_B.logic_op_top_5 <X> lc_trk_g1_5
(8 13) routing IO_L.logic_op_rgt_5 <X> lc_trk_g1_5
(8 13) routing IO_R.logic_op_lft_5 <X> lc_trk_g1_5
(8 13) routing IO_T.logic_op_bot_5 <X> lc_trk_g1_5
(8 13) routing span12_horz_21 <X> lc_trk_g1_5
(8 13) routing span12_horz_5 <X> lc_trk_g1_5
(8 13) routing span12_vert_21 <X> lc_trk_g1_5
(8 13) routing span12_vert_5 <X> lc_trk_g1_5
(8 13) routing span4_horz_13 <X> lc_trk_g1_5
(8 13) routing span4_horz_29 <X> lc_trk_g1_5
(8 13) routing span4_horz_45 <X> lc_trk_g1_5
(8 13) routing span4_horz_r_5 <X> lc_trk_g1_5
(8 13) routing span4_vert_13 <X> lc_trk_g1_5
(8 13) routing span4_vert_29 <X> lc_trk_g1_5
(8 13) routing span4_vert_45 <X> lc_trk_g1_5
(8 13) routing span4_vert_b_5 <X> lc_trk_g1_5
(8 14) routing IO_B.logic_op_tnl_7 <X> lc_trk_g1_7
(8 14) routing IO_B.logic_op_top_7 <X> lc_trk_g1_7
(8 14) routing IO_L.logic_op_rgt_7 <X> lc_trk_g1_7
(8 14) routing IO_L.logic_op_tnr_7 <X> lc_trk_g1_7
(8 14) routing IO_R.logic_op_lft_7 <X> lc_trk_g1_7
(8 14) routing IO_R.logic_op_tnl_7 <X> lc_trk_g1_7
(8 14) routing IO_T.logic_op_bnl_7 <X> lc_trk_g1_7
(8 14) routing IO_T.logic_op_bot_7 <X> lc_trk_g1_7
(8 14) routing span12_horz_7 <X> lc_trk_g1_7
(8 14) routing span12_vert_7 <X> lc_trk_g1_7
(8 14) routing span4_horz_15 <X> lc_trk_g1_7
(8 14) routing span4_horz_39 <X> lc_trk_g1_7
(8 14) routing span4_horz_47 <X> lc_trk_g1_7
(8 14) routing span4_horz_7 <X> lc_trk_g1_7
(8 14) routing span4_horz_r_15 <X> lc_trk_g1_7
(8 14) routing span4_vert_15 <X> lc_trk_g1_7
(8 14) routing span4_vert_39 <X> lc_trk_g1_7
(8 14) routing span4_vert_47 <X> lc_trk_g1_7
(8 14) routing span4_vert_7 <X> lc_trk_g1_7
(8 14) routing span4_vert_b_15 <X> lc_trk_g1_7
(8 15) routing IO_B.logic_op_top_7 <X> lc_trk_g1_7
(8 15) routing IO_L.logic_op_rgt_7 <X> lc_trk_g1_7
(8 15) routing IO_R.logic_op_lft_7 <X> lc_trk_g1_7
(8 15) routing IO_T.logic_op_bot_7 <X> lc_trk_g1_7
(8 15) routing span12_horz_23 <X> lc_trk_g1_7
(8 15) routing span12_horz_7 <X> lc_trk_g1_7
(8 15) routing span12_vert_23 <X> lc_trk_g1_7
(8 15) routing span12_vert_7 <X> lc_trk_g1_7
(8 15) routing span4_horz_15 <X> lc_trk_g1_7
(8 15) routing span4_horz_31 <X> lc_trk_g1_7
(8 15) routing span4_horz_47 <X> lc_trk_g1_7
(8 15) routing span4_horz_r_7 <X> lc_trk_g1_7
(8 15) routing span4_vert_15 <X> lc_trk_g1_7
(8 15) routing span4_vert_31 <X> lc_trk_g1_7
(8 15) routing span4_vert_47 <X> lc_trk_g1_7
(8 15) routing span4_vert_b_7 <X> lc_trk_g1_7
(8 2) routing IO_B.logic_op_tnl_3 <X> lc_trk_g0_3
(8 2) routing IO_B.logic_op_top_3 <X> lc_trk_g0_3
(8 2) routing IO_L.logic_op_rgt_3 <X> lc_trk_g0_3
(8 2) routing IO_L.logic_op_tnr_3 <X> lc_trk_g0_3
(8 2) routing IO_R.logic_op_lft_3 <X> lc_trk_g0_3
(8 2) routing IO_R.logic_op_tnl_3 <X> lc_trk_g0_3
(8 2) routing IO_T.logic_op_bnl_3 <X> lc_trk_g0_3
(8 2) routing IO_T.logic_op_bot_3 <X> lc_trk_g0_3
(8 2) routing span12_horz_3 <X> lc_trk_g0_3
(8 2) routing span12_vert_3 <X> lc_trk_g0_3
(8 2) routing span4_horz_11 <X> lc_trk_g0_3
(8 2) routing span4_horz_3 <X> lc_trk_g0_3
(8 2) routing span4_horz_35 <X> lc_trk_g0_3
(8 2) routing span4_horz_43 <X> lc_trk_g0_3
(8 2) routing span4_horz_r_11 <X> lc_trk_g0_3
(8 2) routing span4_vert_11 <X> lc_trk_g0_3
(8 2) routing span4_vert_3 <X> lc_trk_g0_3
(8 2) routing span4_vert_35 <X> lc_trk_g0_3
(8 2) routing span4_vert_43 <X> lc_trk_g0_3
(8 2) routing span4_vert_b_11 <X> lc_trk_g0_3
(8 3) routing IO_B.logic_op_top_3 <X> lc_trk_g0_3
(8 3) routing IO_L.logic_op_rgt_3 <X> lc_trk_g0_3
(8 3) routing IO_R.logic_op_lft_3 <X> lc_trk_g0_3
(8 3) routing IO_T.logic_op_bot_3 <X> lc_trk_g0_3
(8 3) routing span12_horz_19 <X> lc_trk_g0_3
(8 3) routing span12_horz_3 <X> lc_trk_g0_3
(8 3) routing span12_vert_19 <X> lc_trk_g0_3
(8 3) routing span12_vert_3 <X> lc_trk_g0_3
(8 3) routing span4_horz_11 <X> lc_trk_g0_3
(8 3) routing span4_horz_27 <X> lc_trk_g0_3
(8 3) routing span4_horz_43 <X> lc_trk_g0_3
(8 3) routing span4_horz_r_3 <X> lc_trk_g0_3
(8 3) routing span4_vert_11 <X> lc_trk_g0_3
(8 3) routing span4_vert_27 <X> lc_trk_g0_3
(8 3) routing span4_vert_43 <X> lc_trk_g0_3
(8 3) routing span4_vert_b_3 <X> lc_trk_g0_3
(8 4) routing IO_B.logic_op_tnl_5 <X> lc_trk_g0_5
(8 4) routing IO_B.logic_op_top_5 <X> lc_trk_g0_5
(8 4) routing IO_L.logic_op_rgt_5 <X> lc_trk_g0_5
(8 4) routing IO_L.logic_op_tnr_5 <X> lc_trk_g0_5
(8 4) routing IO_R.logic_op_lft_5 <X> lc_trk_g0_5
(8 4) routing IO_R.logic_op_tnl_5 <X> lc_trk_g0_5
(8 4) routing IO_T.logic_op_bnl_5 <X> lc_trk_g0_5
(8 4) routing IO_T.logic_op_bot_5 <X> lc_trk_g0_5
(8 4) routing span12_horz_5 <X> lc_trk_g0_5
(8 4) routing span12_vert_5 <X> lc_trk_g0_5
(8 4) routing span4_horz_13 <X> lc_trk_g0_5
(8 4) routing span4_horz_37 <X> lc_trk_g0_5
(8 4) routing span4_horz_45 <X> lc_trk_g0_5
(8 4) routing span4_horz_5 <X> lc_trk_g0_5
(8 4) routing span4_horz_r_13 <X> lc_trk_g0_5
(8 4) routing span4_vert_13 <X> lc_trk_g0_5
(8 4) routing span4_vert_37 <X> lc_trk_g0_5
(8 4) routing span4_vert_45 <X> lc_trk_g0_5
(8 4) routing span4_vert_5 <X> lc_trk_g0_5
(8 4) routing span4_vert_b_13 <X> lc_trk_g0_5
(8 5) routing IO_B.logic_op_top_5 <X> lc_trk_g0_5
(8 5) routing IO_L.logic_op_rgt_5 <X> lc_trk_g0_5
(8 5) routing IO_R.logic_op_lft_5 <X> lc_trk_g0_5
(8 5) routing IO_T.logic_op_bot_5 <X> lc_trk_g0_5
(8 5) routing span12_horz_21 <X> lc_trk_g0_5
(8 5) routing span12_horz_5 <X> lc_trk_g0_5
(8 5) routing span12_vert_21 <X> lc_trk_g0_5
(8 5) routing span12_vert_5 <X> lc_trk_g0_5
(8 5) routing span4_horz_13 <X> lc_trk_g0_5
(8 5) routing span4_horz_29 <X> lc_trk_g0_5
(8 5) routing span4_horz_45 <X> lc_trk_g0_5
(8 5) routing span4_horz_r_5 <X> lc_trk_g0_5
(8 5) routing span4_vert_13 <X> lc_trk_g0_5
(8 5) routing span4_vert_29 <X> lc_trk_g0_5
(8 5) routing span4_vert_45 <X> lc_trk_g0_5
(8 5) routing span4_vert_b_5 <X> lc_trk_g0_5
(8 6) routing IO_B.logic_op_tnl_7 <X> lc_trk_g0_7
(8 6) routing IO_B.logic_op_top_7 <X> lc_trk_g0_7
(8 6) routing IO_L.logic_op_rgt_7 <X> lc_trk_g0_7
(8 6) routing IO_L.logic_op_tnr_7 <X> lc_trk_g0_7
(8 6) routing IO_R.logic_op_lft_7 <X> lc_trk_g0_7
(8 6) routing IO_R.logic_op_tnl_7 <X> lc_trk_g0_7
(8 6) routing IO_T.logic_op_bnl_7 <X> lc_trk_g0_7
(8 6) routing IO_T.logic_op_bot_7 <X> lc_trk_g0_7
(8 6) routing span12_horz_7 <X> lc_trk_g0_7
(8 6) routing span12_vert_7 <X> lc_trk_g0_7
(8 6) routing span4_horz_15 <X> lc_trk_g0_7
(8 6) routing span4_horz_39 <X> lc_trk_g0_7
(8 6) routing span4_horz_47 <X> lc_trk_g0_7
(8 6) routing span4_horz_7 <X> lc_trk_g0_7
(8 6) routing span4_horz_r_15 <X> lc_trk_g0_7
(8 6) routing span4_vert_15 <X> lc_trk_g0_7
(8 6) routing span4_vert_39 <X> lc_trk_g0_7
(8 6) routing span4_vert_47 <X> lc_trk_g0_7
(8 6) routing span4_vert_7 <X> lc_trk_g0_7
(8 6) routing span4_vert_b_15 <X> lc_trk_g0_7
(8 7) routing IO_B.logic_op_top_7 <X> lc_trk_g0_7
(8 7) routing IO_L.logic_op_rgt_7 <X> lc_trk_g0_7
(8 7) routing IO_R.logic_op_lft_7 <X> lc_trk_g0_7
(8 7) routing IO_T.logic_op_bot_7 <X> lc_trk_g0_7
(8 7) routing span12_horz_23 <X> lc_trk_g0_7
(8 7) routing span12_horz_7 <X> lc_trk_g0_7
(8 7) routing span12_vert_23 <X> lc_trk_g0_7
(8 7) routing span12_vert_7 <X> lc_trk_g0_7
(8 7) routing span4_horz_15 <X> lc_trk_g0_7
(8 7) routing span4_horz_31 <X> lc_trk_g0_7
(8 7) routing span4_horz_47 <X> lc_trk_g0_7
(8 7) routing span4_horz_r_7 <X> lc_trk_g0_7
(8 7) routing span4_vert_15 <X> lc_trk_g0_7
(8 7) routing span4_vert_31 <X> lc_trk_g0_7
(8 7) routing span4_vert_47 <X> lc_trk_g0_7
(8 7) routing span4_vert_b_7 <X> lc_trk_g0_7
(8 8) routing IO_B.logic_op_tnl_1 <X> lc_trk_g1_1
(8 8) routing IO_B.logic_op_top_1 <X> lc_trk_g1_1
(8 8) routing IO_L.logic_op_rgt_1 <X> lc_trk_g1_1
(8 8) routing IO_L.logic_op_tnr_1 <X> lc_trk_g1_1
(8 8) routing IO_R.logic_op_lft_1 <X> lc_trk_g1_1
(8 8) routing IO_R.logic_op_tnl_1 <X> lc_trk_g1_1
(8 8) routing IO_T.logic_op_bnl_1 <X> lc_trk_g1_1
(8 8) routing IO_T.logic_op_bot_1 <X> lc_trk_g1_1
(8 8) routing span12_horz_1 <X> lc_trk_g1_1
(8 8) routing span12_vert_1 <X> lc_trk_g1_1
(8 8) routing span4_horz_1 <X> lc_trk_g1_1
(8 8) routing span4_horz_33 <X> lc_trk_g1_1
(8 8) routing span4_horz_41 <X> lc_trk_g1_1
(8 8) routing span4_horz_9 <X> lc_trk_g1_1
(8 8) routing span4_horz_r_9 <X> lc_trk_g1_1
(8 8) routing span4_vert_1 <X> lc_trk_g1_1
(8 8) routing span4_vert_33 <X> lc_trk_g1_1
(8 8) routing span4_vert_41 <X> lc_trk_g1_1
(8 8) routing span4_vert_9 <X> lc_trk_g1_1
(8 8) routing span4_vert_b_9 <X> lc_trk_g1_1
(8 9) routing IO_B.logic_op_top_1 <X> lc_trk_g1_1
(8 9) routing IO_L.logic_op_rgt_1 <X> lc_trk_g1_1
(8 9) routing IO_R.logic_op_lft_1 <X> lc_trk_g1_1
(8 9) routing IO_T.logic_op_bot_1 <X> lc_trk_g1_1
(8 9) routing span12_horz_1 <X> lc_trk_g1_1
(8 9) routing span12_horz_17 <X> lc_trk_g1_1
(8 9) routing span12_vert_1 <X> lc_trk_g1_1
(8 9) routing span12_vert_17 <X> lc_trk_g1_1
(8 9) routing span4_horz_25 <X> lc_trk_g1_1
(8 9) routing span4_horz_41 <X> lc_trk_g1_1
(8 9) routing span4_horz_9 <X> lc_trk_g1_1
(8 9) routing span4_horz_r_1 <X> lc_trk_g1_1
(8 9) routing span4_vert_25 <X> lc_trk_g1_1
(8 9) routing span4_vert_41 <X> lc_trk_g1_1
(8 9) routing span4_vert_9 <X> lc_trk_g1_1
(8 9) routing span4_vert_b_1 <X> lc_trk_g1_1
(9 0) Column buffer control bit: BIOLEFT_half_column_clock_enable_1
(9 0) Column buffer control bit: IOLEFT_half_column_clock_enable_1
(9 0) Column buffer control bit: IORIGHT_half_column_clock_enable_1
(9 1) Column buffer control bit: BIOLEFT_half_column_clock_enable_0
(9 1) Column buffer control bit: IOLEFT_half_column_clock_enable_0
(9 1) Column buffer control bit: IORIGHT_half_column_clock_enable_0
(9 2) Column buffer control bit: BIOLEFT_half_column_clock_enable_3
(9 2) Column buffer control bit: IOLEFT_half_column_clock_enable_3
(9 2) Column buffer control bit: IORIGHT_half_column_clock_enable_3
(9 3) Column buffer control bit: BIOLEFT_half_column_clock_enable_2
(9 3) Column buffer control bit: IOLEFT_half_column_clock_enable_2
(9 3) Column buffer control bit: IORIGHT_half_column_clock_enable_2
(9 4) Column buffer control bit: BIOLEFT_half_column_clock_enable_5
(9 4) Column buffer control bit: IOLEFT_half_column_clock_enable_5
(9 4) Column buffer control bit: IORIGHT_half_column_clock_enable_5
(9 5) Column buffer control bit: BIOLEFT_half_column_clock_enable_4
(9 5) Column buffer control bit: IOLEFT_half_column_clock_enable_4
(9 5) Column buffer control bit: IORIGHT_half_column_clock_enable_4
(9 6) Column buffer control bit: BIOLEFT_half_column_clock_enable_7
(9 6) Column buffer control bit: IOLEFT_half_column_clock_enable_7
(9 6) Column buffer control bit: IORIGHT_half_column_clock_enable_7
(9 7) Column buffer control bit: BIOLEFT_half_column_clock_enable_6
(9 7) Column buffer control bit: IOLEFT_half_column_clock_enable_6
(9 7) Column buffer control bit: IORIGHT_half_column_clock_enable_6