| Commit message (Collapse) | Author | Age | Files | Lines |
|---|
| |
|
|
|
|
|
|
| |
This makes the PCI bus topology more standard for devices behind a bridge
Signed-off-by: Tim Harvey <tharvey@gateworks.com>
SVN-Revision: 35078
|
| |
|
|
|
|
|
|
|
|
|
| |
L2 cache via L2X0 cache controller available on some ARM boards can
provide a performance boost in some situations but decrease performance
in others. This adds a kernel cmdline to disable L2X0 for cns3xxx based
boards.
Signed-off-by: Tim Harvey <tharvey@gateworks.com>
SVN-Revision: 34874
|
| |
|
|
|
|
|
|
|
|
|
| |
function. This removes those from the dwc_otg driver and removes the patch
that comments out the linkage of udc-core so that the dwc_otg driver can
co-exist happily with other USB Device Controllers.
Signed-off-by: Tim Harvey <tharvey@gateworks.com>
Signed-off-by: Florian Fainelli <florian@openwrt.org>
SVN-Revision: 34475
|
| |
|
|
| |
SVN-Revision: 34168
|
| |
|
|
| |
SVN-Revision: 34167
|
| |
|
|
| |
SVN-Revision: 34162
|
| |
|
|
| |
SVN-Revision: 34161
|
| |
|
|
| |
SVN-Revision: 34120
|
| |
|
|
|
|
|
|
|
|
| |
Many Laguna products have on-board GPS with Pulse-per-second (PPS)
support. This patch adds kernel support (statically) and adds
the platform data in laguna board support.
Signed-off-by: Tim Harvey <tharvey@gateworks.com>
SVN-Revision: 34115
|
|
|
SVN-Revision: 34101
|
