aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ar71xx/patches-4.4/631-MIPS-ath79-wmac-enable-set-led-pin.patch
Commit message (Collapse)AuthorAgeFilesLines
* ar71xx: drop kernel 4.4 supportPiotr Dymacz2018-04-061-24/+0
| | | | Signed-off-by: Piotr Dymacz <pepe2k@gmail.com>
* ar71xx: disable 40Mhz refclk for QCA953xSven Eckelmann2018-02-221-1/+1
| | | | | | | | | | | | | | | | | | The "QCA9531 v2.0 802.11n 2x2 2.4 GHz Premium SOC for WLAN Platforms" datasheet (80-Y7991-1 Rev. C - October 2014) doesn't specify support for a 40 Mhz reference clock. The register description for "Bootstrap Options" (page 31) defines following states for the bit 4 (REF_CLK): * 0 - CLK25 (default) * 1 - (reserved) Devices like the TP-Link CPE210 v2 has this bit set to 1 but is using a 25 Mhz reference clock. OpenWrt is still interpreted this bit as 40 Mhz and then break the bootup of the system due to this incorrect interpretation. Signed-off-by: Sven Eckelmann <sven@narfation.org> [refreshed patches] Signed-off-by: Piotr Dymacz <pepe2k@gmail.com>
* kernel: update kernel 4.4 to 4.4.74Stijn Tintel2017-06-271-1/+1
| | | | | | | | Refresh patches. Compile-tested on ar71xx. Runtime-tested on ar71xx. Signed-off-by: Stijn Tintel <stijn@linux-ipv6.be>
* ar71xx: fold 641-MIPS-ath79-fix-AR934x-OTP-offsets.patch into the patch that ↵Felix Fietkau2017-04-261-1/+1
| | | | | | it fixes Signed-off-by: Felix Fietkau <nbd@nbd.name>
* ar71xx: add support for linux 4.4Felix Fietkau2016-01-301-0/+24
Signed-off-by: Felix Fietkau <nbd@openwrt.org> SVN-Revision: 48563