Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | ar71xx: fix GPIO function selection for AR934x | Gabor Juhos | 2012-11-20 | 1 | -6/+4 |
* | ar71xx: define NAND controller base address and register size for AR934X/QCA955x | Gabor Juhos | 2012-09-12 | 1 | -10/+20 |
* | ar71xx: fix QCA955X_EHCI_SIZE | Gabor Juhos | 2012-09-10 | 1 | -1/+1 |
* | ar71xx: use dynamic clock dividers on the 2nd MDIO of AR934x | Gabor Juhos | 2012-09-09 | 1 | -4/+14 |
* | ar71xx: fix CPU/DDR frequency calculation for SRIF PLLs on AR934x | Gabor Juhos | 2012-09-08 | 1 | -10/+10 |
* | ar71xx: add initial support for the QCA955X SoCs | Gabor Juhos | 2012-07-05 | 1 | -7/+26 |
* | ar71xx: refactor PCI code to allow registering multiple PCI controllers | Gabor Juhos | 2012-07-05 | 1 | -14/+11 |
* | ar71xx: update 3.3 patches | Gabor Juhos | 2012-05-05 | 1 | -8/+37 |
* | ar71xx: add AR934x specific interface speed setup for ge0 | Gabor Juhos | 2012-03-19 | 1 | -4/+12 |
* | ar71xx: add preliminary support for 3.3 | Gabor Juhos | 2012-02-10 | 1 | -0/+231 |