aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/mvebu/patches-3.8/040-arm_mvebu_add_pcie_axp_db.patch
diff options
context:
space:
mode:
Diffstat (limited to 'target/linux/mvebu/patches-3.8/040-arm_mvebu_add_pcie_axp_db.patch')
-rw-r--r--target/linux/mvebu/patches-3.8/040-arm_mvebu_add_pcie_axp_db.patch44
1 files changed, 0 insertions, 44 deletions
diff --git a/target/linux/mvebu/patches-3.8/040-arm_mvebu_add_pcie_axp_db.patch b/target/linux/mvebu/patches-3.8/040-arm_mvebu_add_pcie_axp_db.patch
deleted file mode 100644
index af15d4b85d..0000000000
--- a/target/linux/mvebu/patches-3.8/040-arm_mvebu_add_pcie_axp_db.patch
+++ /dev/null
@@ -1,44 +0,0 @@
-The Marvell evaluation board (DB) for the Armada XP SoC has 6
-physicals full-size PCIe slots, so we enable the corresponding PCIe
-interfaces in the Device Tree.
-
-Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
----
- arch/arm/boot/dts/armada-xp-db.dts | 27 +++++++++++++++++++++++++++
- 1 file changed, 27 insertions(+)
-
---- a/arch/arm/boot/dts/armada-xp-db.dts
-+++ b/arch/arm/boot/dts/armada-xp-db.dts
-@@ -109,5 +109,32 @@
- usb@d0052000 {
- status = "okay";
- };
-+
-+ pcie-controller {
-+ status = "okay";
-+
-+ /*
-+ * All 6 slots are physically present as
-+ * standard PCIe slots on the board.
-+ */
-+ pcie0.0@0xd0040000 {
-+ status = "okay";
-+ };
-+ pcie0.1@0xd0044000 {
-+ status = "okay";
-+ };
-+ pcie0.2@0xd0048000 {
-+ status = "okay";
-+ };
-+ pcie0.3@0xd004C000 {
-+ status = "okay";
-+ };
-+ pcie2@0xd0042000 {
-+ status = "okay";
-+ };
-+ pcie3@0xd0082000 {
-+ status = "okay";
-+ };
-+ };
- };
- };