diff options
Diffstat (limited to 'target/linux/generic/patches-3.13/025-bcma_backport.patch')
| -rw-r--r-- | target/linux/generic/patches-3.13/025-bcma_backport.patch | 870 |
1 files changed, 0 insertions, 870 deletions
diff --git a/target/linux/generic/patches-3.13/025-bcma_backport.patch b/target/linux/generic/patches-3.13/025-bcma_backport.patch deleted file mode 100644 index 49f33ad665..0000000000 --- a/target/linux/generic/patches-3.13/025-bcma_backport.patch +++ /dev/null @@ -1,870 +0,0 @@ ---- a/drivers/bcma/Kconfig -+++ b/drivers/bcma/Kconfig -@@ -75,6 +75,7 @@ config BCMA_DRIVER_GMAC_CMN - config BCMA_DRIVER_GPIO - bool "BCMA GPIO driver" - depends on BCMA && GPIOLIB -+ select IRQ_DOMAIN if BCMA_HOST_SOC - help - Driver to provide access to the GPIO pins of the bcma bus. - ---- a/drivers/bcma/Makefile -+++ b/drivers/bcma/Makefile -@@ -3,6 +3,7 @@ bcma-y += driver_chipcommon.o driver - bcma-$(CONFIG_BCMA_SFLASH) += driver_chipcommon_sflash.o - bcma-$(CONFIG_BCMA_NFLASH) += driver_chipcommon_nflash.o - bcma-y += driver_pci.o -+bcma-y += driver_pcie2.o - bcma-$(CONFIG_BCMA_DRIVER_PCI_HOSTMODE) += driver_pci_host.o - bcma-$(CONFIG_BCMA_DRIVER_MIPS) += driver_mips.o - bcma-$(CONFIG_BCMA_DRIVER_GMAC_CMN) += driver_gmac_cmn.o ---- a/drivers/bcma/bcma_private.h -+++ b/drivers/bcma/bcma_private.h -@@ -33,8 +33,6 @@ int __init bcma_bus_early_register(struc - int bcma_bus_suspend(struct bcma_bus *bus); - int bcma_bus_resume(struct bcma_bus *bus); - #endif --struct bcma_device *bcma_find_core_unit(struct bcma_bus *bus, u16 coreid, -- u8 unit); - - /* scan.c */ - int bcma_bus_scan(struct bcma_bus *bus); ---- a/drivers/bcma/driver_chipcommon_pmu.c -+++ b/drivers/bcma/driver_chipcommon_pmu.c -@@ -603,6 +603,8 @@ void bcma_pmu_spuravoid_pllupdate(struct - tmp = BCMA_CC_PMU_CTL_PLL_UPD | BCMA_CC_PMU_CTL_NOILPONW; - break; - -+ case BCMA_CHIP_ID_BCM43131: -+ case BCMA_CHIP_ID_BCM43217: - case BCMA_CHIP_ID_BCM43227: - case BCMA_CHIP_ID_BCM43228: - case BCMA_CHIP_ID_BCM43428: ---- a/drivers/bcma/driver_chipcommon_sflash.c -+++ b/drivers/bcma/driver_chipcommon_sflash.c -@@ -38,7 +38,7 @@ static const struct bcma_sflash_tbl_e bc - { "M25P32", 0x15, 0x10000, 64, }, - { "M25P64", 0x16, 0x10000, 128, }, - { "M25FL128", 0x17, 0x10000, 256, }, -- { 0 }, -+ { NULL }, - }; - - static const struct bcma_sflash_tbl_e bcma_sflash_sst_tbl[] = { -@@ -56,7 +56,7 @@ static const struct bcma_sflash_tbl_e bc - { "SST25VF016", 0x41, 0x1000, 512, }, - { "SST25VF032", 0x4a, 0x1000, 1024, }, - { "SST25VF064", 0x4b, 0x1000, 2048, }, -- { 0 }, -+ { NULL }, - }; - - static const struct bcma_sflash_tbl_e bcma_sflash_at_tbl[] = { -@@ -67,7 +67,7 @@ static const struct bcma_sflash_tbl_e bc - { "AT45DB161", 0x2c, 512, 4096, }, - { "AT45DB321", 0x34, 512, 8192, }, - { "AT45DB642", 0x3c, 1024, 8192, }, -- { 0 }, -+ { NULL }, - }; - - static void bcma_sflash_cmd(struct bcma_drv_cc *cc, u32 opcode) ---- a/drivers/bcma/driver_gpio.c -+++ b/drivers/bcma/driver_gpio.c -@@ -9,6 +9,9 @@ - */ - - #include <linux/gpio.h> -+#include <linux/irq.h> -+#include <linux/interrupt.h> -+#include <linux/irqdomain.h> - #include <linux/export.h> - #include <linux/bcma/bcma.h> - -@@ -73,19 +76,136 @@ static void bcma_gpio_free(struct gpio_c - bcma_chipco_gpio_pullup(cc, 1 << gpio, 0); - } - -+#if IS_BUILTIN(CONFIG_BCMA_HOST_SOC) - static int bcma_gpio_to_irq(struct gpio_chip *chip, unsigned gpio) - { - struct bcma_drv_cc *cc = bcma_gpio_get_cc(chip); - - if (cc->core->bus->hosttype == BCMA_HOSTTYPE_SOC) -- return bcma_core_irq(cc->core); -+ return irq_find_mapping(cc->irq_domain, gpio); - else - return -EINVAL; - } - -+static void bcma_gpio_irq_unmask(struct irq_data *d) -+{ -+ struct bcma_drv_cc *cc = irq_data_get_irq_chip_data(d); -+ int gpio = irqd_to_hwirq(d); -+ u32 val = bcma_chipco_gpio_in(cc, BIT(gpio)); -+ -+ bcma_chipco_gpio_polarity(cc, BIT(gpio), val); -+ bcma_chipco_gpio_intmask(cc, BIT(gpio), BIT(gpio)); -+} -+ -+static void bcma_gpio_irq_mask(struct irq_data *d) -+{ -+ struct bcma_drv_cc *cc = irq_data_get_irq_chip_data(d); -+ int gpio = irqd_to_hwirq(d); -+ -+ bcma_chipco_gpio_intmask(cc, BIT(gpio), 0); -+} -+ -+static struct irq_chip bcma_gpio_irq_chip = { -+ .name = "BCMA-GPIO", -+ .irq_mask = bcma_gpio_irq_mask, -+ .irq_unmask = bcma_gpio_irq_unmask, -+}; -+ -+static irqreturn_t bcma_gpio_irq_handler(int irq, void *dev_id) -+{ -+ struct bcma_drv_cc *cc = dev_id; -+ u32 val = bcma_cc_read32(cc, BCMA_CC_GPIOIN); -+ u32 mask = bcma_cc_read32(cc, BCMA_CC_GPIOIRQ); -+ u32 pol = bcma_cc_read32(cc, BCMA_CC_GPIOPOL); -+ unsigned long irqs = (val ^ pol) & mask; -+ int gpio; -+ -+ if (!irqs) -+ return IRQ_NONE; -+ -+ for_each_set_bit(gpio, &irqs, cc->gpio.ngpio) -+ generic_handle_irq(bcma_gpio_to_irq(&cc->gpio, gpio)); -+ bcma_chipco_gpio_polarity(cc, irqs, val & irqs); -+ -+ return IRQ_HANDLED; -+} -+ -+static int bcma_gpio_irq_domain_init(struct bcma_drv_cc *cc) -+{ -+ struct gpio_chip *chip = &cc->gpio; -+ int gpio, hwirq, err; -+ -+ if (cc->core->bus->hosttype != BCMA_HOSTTYPE_SOC) -+ return 0; -+ -+ cc->irq_domain = irq_domain_add_linear(NULL, chip->ngpio, -+ &irq_domain_simple_ops, cc); -+ if (!cc->irq_domain) { -+ err = -ENODEV; -+ goto err_irq_domain; -+ } -+ for (gpio = 0; gpio < chip->ngpio; gpio++) { -+ int irq = irq_create_mapping(cc->irq_domain, gpio); -+ -+ irq_set_chip_data(irq, cc); -+ irq_set_chip_and_handler(irq, &bcma_gpio_irq_chip, -+ handle_simple_irq); -+ } -+ -+ hwirq = bcma_core_irq(cc->core); -+ err = request_irq(hwirq, bcma_gpio_irq_handler, IRQF_SHARED, "gpio", -+ cc); -+ if (err) -+ goto err_req_irq; -+ -+ bcma_chipco_gpio_intmask(cc, ~0, 0); -+ bcma_cc_set32(cc, BCMA_CC_IRQMASK, BCMA_CC_IRQ_GPIO); -+ -+ return 0; -+ -+err_req_irq: -+ for (gpio = 0; gpio < chip->ngpio; gpio++) { -+ int irq = irq_find_mapping(cc->irq_domain, gpio); -+ -+ irq_dispose_mapping(irq); -+ } -+ irq_domain_remove(cc->irq_domain); -+err_irq_domain: -+ return err; -+} -+ -+static void bcma_gpio_irq_domain_exit(struct bcma_drv_cc *cc) -+{ -+ struct gpio_chip *chip = &cc->gpio; -+ int gpio; -+ -+ if (cc->core->bus->hosttype != BCMA_HOSTTYPE_SOC) -+ return; -+ -+ bcma_cc_mask32(cc, BCMA_CC_IRQMASK, ~BCMA_CC_IRQ_GPIO); -+ free_irq(bcma_core_irq(cc->core), cc); -+ for (gpio = 0; gpio < chip->ngpio; gpio++) { -+ int irq = irq_find_mapping(cc->irq_domain, gpio); -+ -+ irq_dispose_mapping(irq); -+ } -+ irq_domain_remove(cc->irq_domain); -+} -+#else -+static int bcma_gpio_irq_domain_init(struct bcma_drv_cc *cc) -+{ -+ return 0; -+} -+ -+static void bcma_gpio_irq_domain_exit(struct bcma_drv_cc *cc) -+{ -+} -+#endif -+ - int bcma_gpio_init(struct bcma_drv_cc *cc) - { - struct gpio_chip *chip = &cc->gpio; -+ int err; - - chip->label = "bcma_gpio"; - chip->owner = THIS_MODULE; -@@ -95,8 +215,18 @@ int bcma_gpio_init(struct bcma_drv_cc *c - chip->set = bcma_gpio_set_value; - chip->direction_input = bcma_gpio_direction_input; - chip->direction_output = bcma_gpio_direction_output; -+#if IS_BUILTIN(CONFIG_BCMA_HOST_SOC) - chip->to_irq = bcma_gpio_to_irq; -- chip->ngpio = 16; -+#endif -+ switch (cc->core->bus->chipinfo.id) { -+ case BCMA_CHIP_ID_BCM5357: -+ case BCMA_CHIP_ID_BCM53572: -+ chip->ngpio = 32; -+ break; -+ default: -+ chip->ngpio = 16; -+ } -+ - /* There is just one SoC in one device and its GPIO addresses should be - * deterministic to address them more easily. The other buses could get - * a random base number. */ -@@ -105,10 +235,21 @@ int bcma_gpio_init(struct bcma_drv_cc *c - else - chip->base = -1; - -- return gpiochip_add(chip); -+ err = bcma_gpio_irq_domain_init(cc); -+ if (err) -+ return err; -+ -+ err = gpiochip_add(chip); -+ if (err) { -+ bcma_gpio_irq_domain_exit(cc); -+ return err; -+ } -+ -+ return 0; - } - - int bcma_gpio_unregister(struct bcma_drv_cc *cc) - { -+ bcma_gpio_irq_domain_exit(cc); - return gpiochip_remove(&cc->gpio); - } ---- /dev/null -+++ b/drivers/bcma/driver_pcie2.c -@@ -0,0 +1,175 @@ -+/* -+ * Broadcom specific AMBA -+ * PCIe Gen 2 Core -+ * -+ * Copyright 2014, Broadcom Corporation -+ * Copyright 2014, Rafał Miłecki <zajec5@gmail.com> -+ * -+ * Licensed under the GNU/GPL. See COPYING for details. -+ */ -+ -+#include "bcma_private.h" -+#include <linux/bcma/bcma.h> -+ -+/************************************************** -+ * R/W ops. -+ **************************************************/ -+ -+#if 0 -+static u32 bcma_core_pcie2_cfg_read(struct bcma_drv_pcie2 *pcie2, u32 addr) -+{ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, addr); -+ pcie2_read32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR); -+ return pcie2_read32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA); -+} -+#endif -+ -+static void bcma_core_pcie2_cfg_write(struct bcma_drv_pcie2 *pcie2, u32 addr, -+ u32 val) -+{ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, addr); -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, val); -+} -+ -+/************************************************** -+ * Init. -+ **************************************************/ -+ -+static u32 bcma_core_pcie2_war_delay_perst_enab(struct bcma_drv_pcie2 *pcie2, -+ bool enable) -+{ -+ u32 val; -+ -+ /* restore back to default */ -+ val = pcie2_read32(pcie2, BCMA_CORE_PCIE2_CLK_CONTROL); -+ val |= PCIE2_CLKC_DLYPERST; -+ val &= ~PCIE2_CLKC_DISSPROMLD; -+ if (enable) { -+ val &= ~PCIE2_CLKC_DLYPERST; -+ val |= PCIE2_CLKC_DISSPROMLD; -+ } -+ pcie2_write32(pcie2, (BCMA_CORE_PCIE2_CLK_CONTROL), val); -+ /* flush */ -+ return pcie2_read32(pcie2, BCMA_CORE_PCIE2_CLK_CONTROL); -+} -+ -+static void bcma_core_pcie2_set_ltr_vals(struct bcma_drv_pcie2 *pcie2) -+{ -+ /* LTR0 */ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, 0x844); -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, 0x883c883c); -+ /* LTR1 */ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, 0x848); -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, 0x88648864); -+ /* LTR2 */ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, 0x84C); -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, 0x90039003); -+} -+ -+static void bcma_core_pcie2_hw_ltr_war(struct bcma_drv_pcie2 *pcie2) -+{ -+ u8 core_rev = pcie2->core->id.rev; -+ u32 devstsctr2; -+ -+ if (core_rev < 2 || core_rev == 10 || core_rev > 13) -+ return; -+ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, -+ PCIE2_CAP_DEVSTSCTRL2_OFFSET); -+ devstsctr2 = pcie2_read32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA); -+ if (devstsctr2 & PCIE2_CAP_DEVSTSCTRL2_LTRENAB) { -+ /* force the right LTR values */ -+ bcma_core_pcie2_set_ltr_vals(pcie2); -+ -+ /* TODO: -+ si_core_wrapperreg(pcie2, 3, 0x60, 0x8080, 0); */ -+ -+ /* enable the LTR */ -+ devstsctr2 |= PCIE2_CAP_DEVSTSCTRL2_LTRENAB; -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, -+ PCIE2_CAP_DEVSTSCTRL2_OFFSET); -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, devstsctr2); -+ -+ /* set the LTR state to be active */ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_LTR_STATE, -+ PCIE2_LTR_ACTIVE); -+ usleep_range(1000, 2000); -+ -+ /* set the LTR state to be sleep */ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_LTR_STATE, -+ PCIE2_LTR_SLEEP); -+ usleep_range(1000, 2000); -+ } -+} -+ -+static void pciedev_crwlpciegen2(struct bcma_drv_pcie2 *pcie2) -+{ -+ u8 core_rev = pcie2->core->id.rev; -+ bool pciewar160, pciewar162; -+ -+ pciewar160 = core_rev == 7 || core_rev == 9 || core_rev == 11; -+ pciewar162 = core_rev == 5 || core_rev == 7 || core_rev == 8 || -+ core_rev == 9 || core_rev == 11; -+ -+ if (!pciewar160 && !pciewar162) -+ return; -+ -+/* TODO */ -+#if 0 -+ pcie2_set32(pcie2, BCMA_CORE_PCIE2_CLK_CONTROL, -+ PCIE_DISABLE_L1CLK_GATING); -+#if 0 -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, -+ PCIEGEN2_COE_PVT_TL_CTRL_0); -+ pcie2_mask32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, -+ ~(1 << COE_PVT_TL_CTRL_0_PM_DIS_L1_REENTRY_BIT)); -+#endif -+#endif -+} -+ -+static void pciedev_crwlpciegen2_180(struct bcma_drv_pcie2 *pcie2) -+{ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, PCIE2_PMCR_REFUP); -+ pcie2_set32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, 0x1f); -+} -+ -+static void pciedev_crwlpciegen2_182(struct bcma_drv_pcie2 *pcie2) -+{ -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, PCIE2_SBMBX); -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, 1 << 0); -+} -+ -+static void pciedev_reg_pm_clk_period(struct bcma_drv_pcie2 *pcie2) -+{ -+ struct bcma_drv_cc *drv_cc = &pcie2->core->bus->drv_cc; -+ u8 core_rev = pcie2->core->id.rev; -+ u32 alp_khz, pm_value; -+ -+ if (core_rev <= 13) { -+ alp_khz = bcma_pmu_get_alp_clock(drv_cc) / 1000; -+ pm_value = (1000000 * 2) / alp_khz; -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDADDR, -+ PCIE2_PVT_REG_PM_CLK_PERIOD); -+ pcie2_write32(pcie2, BCMA_CORE_PCIE2_CONFIGINDDATA, pm_value); -+ } -+} -+ -+void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2) -+{ -+ struct bcma_chipinfo *ci = &pcie2->core->bus->chipinfo; -+ u32 tmp; -+ -+ tmp = pcie2_read32(pcie2, BCMA_CORE_PCIE2_SPROM(54)); -+ if ((tmp & 0xe) >> 1 == 2) -+ bcma_core_pcie2_cfg_write(pcie2, 0x4e0, 0x17); -+ -+ /* TODO: Do we need pcie_reqsize? */ -+ -+ if (ci->id == BCMA_CHIP_ID_BCM4360 && ci->rev > 3) -+ bcma_core_pcie2_war_delay_perst_enab(pcie2, true); -+ bcma_core_pcie2_hw_ltr_war(pcie2); -+ pciedev_crwlpciegen2(pcie2); -+ pciedev_reg_pm_clk_period(pcie2); -+ pciedev_crwlpciegen2_180(pcie2); -+ pciedev_crwlpciegen2_182(pcie2); -+} ---- a/drivers/bcma/host_pci.c -+++ b/drivers/bcma/host_pci.c -@@ -238,7 +238,6 @@ static void bcma_host_pci_remove(struct - pci_release_regions(dev); - pci_disable_device(dev); - kfree(bus); -- pci_set_drvdata(dev, NULL); - } - - #ifdef CONFIG_PM_SLEEP -@@ -270,7 +269,7 @@ static SIMPLE_DEV_PM_OPS(bcma_pm_ops, bc - - #endif /* CONFIG_PM_SLEEP */ - --static DEFINE_PCI_DEVICE_TABLE(bcma_pci_bridge_tbl) = { -+static const struct pci_device_id bcma_pci_bridge_tbl[] = { - { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x0576) }, - { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4313) }, - { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 43224) }, -@@ -280,6 +279,8 @@ static DEFINE_PCI_DEVICE_TABLE(bcma_pci_ - { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4358) }, - { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4359) }, - { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4365) }, -+ { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43a9) }, -+ { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x43aa) }, - { PCI_DEVICE(PCI_VENDOR_ID_BROADCOM, 0x4727) }, - { 0, }, - }; ---- a/drivers/bcma/main.c -+++ b/drivers/bcma/main.c -@@ -78,18 +78,6 @@ static u16 bcma_cc_core_id(struct bcma_b - return BCMA_CORE_CHIPCOMMON; - } - --struct bcma_device *bcma_find_core(struct bcma_bus *bus, u16 coreid) --{ -- struct bcma_device *core; -- -- list_for_each_entry(core, &bus->cores, list) { -- if (core->id.id == coreid) -- return core; -- } -- return NULL; --} --EXPORT_SYMBOL_GPL(bcma_find_core); -- - struct bcma_device *bcma_find_core_unit(struct bcma_bus *bus, u16 coreid, - u8 unit) - { -@@ -101,6 +89,7 @@ struct bcma_device *bcma_find_core_unit( - } - return NULL; - } -+EXPORT_SYMBOL_GPL(bcma_find_core_unit); - - bool bcma_wait_value(struct bcma_device *core, u16 reg, u32 mask, u32 value, - int timeout) -@@ -143,6 +132,7 @@ static int bcma_register_cores(struct bc - case BCMA_CORE_CHIPCOMMON: - case BCMA_CORE_PCI: - case BCMA_CORE_PCIE: -+ case BCMA_CORE_PCIE2: - case BCMA_CORE_MIPS_74K: - case BCMA_CORE_4706_MAC_GBIT_COMMON: - continue; -@@ -176,6 +166,7 @@ static int bcma_register_cores(struct bc - bcma_err(bus, - "Could not register dev for core 0x%03X\n", - core->id.id); -+ put_device(&core->dev); - continue; - } - core->dev_registered = true; -@@ -291,6 +282,13 @@ int bcma_bus_register(struct bcma_bus *b - bcma_core_pci_init(&bus->drv_pci[1]); - } - -+ /* Init PCIe Gen 2 core */ -+ core = bcma_find_core_unit(bus, BCMA_CORE_PCIE2, 0); -+ if (core) { -+ bus->drv_pcie2.core = core; -+ bcma_core_pcie2_init(&bus->drv_pcie2); -+ } -+ - /* Init GBIT MAC COMMON core */ - core = bcma_find_core(bus, BCMA_CORE_4706_MAC_GBIT_COMMON); - if (core) { ---- a/drivers/bcma/sprom.c -+++ b/drivers/bcma/sprom.c -@@ -201,6 +201,23 @@ static int bcma_sprom_valid(struct bcma_ - SPEX(_field[7], _offset + 14, _mask, _shift); \ - } while (0) - -+static s8 sprom_extract_antgain(const u16 *in, u16 offset, u16 mask, u16 shift) -+{ -+ u16 v; -+ u8 gain; -+ -+ v = in[SPOFF(offset)]; -+ gain = (v & mask) >> shift; -+ if (gain == 0xFF) { -+ gain = 8; /* If unset use 2dBm */ -+ } else { -+ /* Q5.2 Fractional part is stored in 0xC0 */ -+ gain = ((gain & 0xC0) >> 6) | ((gain & 0x3F) << 2); -+ } -+ -+ return (s8)gain; -+} -+ - static void bcma_sprom_extract_r8(struct bcma_bus *bus, const u16 *sprom) - { - u16 v, o; -@@ -381,14 +398,22 @@ static void bcma_sprom_extract_r8(struct - SPEX32(ofdm5ghpo, SSB_SPROM8_OFDM5GHPO, ~0, 0); - - /* Extract the antenna gain values. */ -- SPEX(antenna_gain.a0, SSB_SPROM8_AGAIN01, -- SSB_SPROM8_AGAIN0, SSB_SPROM8_AGAIN0_SHIFT); -- SPEX(antenna_gain.a1, SSB_SPROM8_AGAIN01, -- SSB_SPROM8_AGAIN1, SSB_SPROM8_AGAIN1_SHIFT); -- SPEX(antenna_gain.a2, SSB_SPROM8_AGAIN23, -- SSB_SPROM8_AGAIN2, SSB_SPROM8_AGAIN2_SHIFT); -- SPEX(antenna_gain.a3, SSB_SPROM8_AGAIN23, -- SSB_SPROM8_AGAIN3, SSB_SPROM8_AGAIN3_SHIFT); -+ bus->sprom.antenna_gain.a0 = sprom_extract_antgain(sprom, -+ SSB_SPROM8_AGAIN01, -+ SSB_SPROM8_AGAIN0, -+ SSB_SPROM8_AGAIN0_SHIFT); -+ bus->sprom.antenna_gain.a1 = sprom_extract_antgain(sprom, -+ SSB_SPROM8_AGAIN01, -+ SSB_SPROM8_AGAIN1, -+ SSB_SPROM8_AGAIN1_SHIFT); -+ bus->sprom.antenna_gain.a2 = sprom_extract_antgain(sprom, -+ SSB_SPROM8_AGAIN23, -+ SSB_SPROM8_AGAIN2, -+ SSB_SPROM8_AGAIN2_SHIFT); -+ bus->sprom.antenna_gain.a3 = sprom_extract_antgain(sprom, -+ SSB_SPROM8_AGAIN23, -+ SSB_SPROM8_AGAIN3, -+ SSB_SPROM8_AGAIN3_SHIFT); - - SPEX(leddc_on_time, SSB_SPROM8_LEDDC, SSB_SPROM8_LEDDC_ON, - SSB_SPROM8_LEDDC_ON_SHIFT); -@@ -509,6 +534,8 @@ static bool bcma_sprom_onchip_available( - /* for these chips OTP is always available */ - present = true; - break; -+ case BCMA_CHIP_ID_BCM43131: -+ case BCMA_CHIP_ID_BCM43217: - case BCMA_CHIP_ID_BCM43227: - case BCMA_CHIP_ID_BCM43228: - case BCMA_CHIP_ID_BCM43428: ---- a/include/linux/bcma/bcma.h -+++ b/include/linux/bcma/bcma.h -@@ -6,6 +6,7 @@ - - #include <linux/bcma/bcma_driver_chipcommon.h> - #include <linux/bcma/bcma_driver_pci.h> -+#include <linux/bcma/bcma_driver_pcie2.h> - #include <linux/bcma/bcma_driver_mips.h> - #include <linux/bcma/bcma_driver_gmac_cmn.h> - #include <linux/ssb/ssb.h> /* SPROM sharing */ -@@ -72,17 +73,17 @@ struct bcma_host_ops { - /* Core-ID values. */ - #define BCMA_CORE_OOB_ROUTER 0x367 /* Out of band */ - #define BCMA_CORE_4706_CHIPCOMMON 0x500 --#define BCMA_CORE_PCIEG2 0x501 --#define BCMA_CORE_DMA 0x502 --#define BCMA_CORE_SDIO3 0x503 --#define BCMA_CORE_USB20 0x504 --#define BCMA_CORE_USB30 0x505 --#define BCMA_CORE_A9JTAG 0x506 --#define BCMA_CORE_DDR23 0x507 --#define BCMA_CORE_ROM 0x508 --#define BCMA_CORE_NAND 0x509 --#define BCMA_CORE_QSPI 0x50A --#define BCMA_CORE_CHIPCOMMON_B 0x50B -+#define BCMA_CORE_NS_PCIEG2 0x501 -+#define BCMA_CORE_NS_DMA 0x502 -+#define BCMA_CORE_NS_SDIO3 0x503 -+#define BCMA_CORE_NS_USB20 0x504 -+#define BCMA_CORE_NS_USB30 0x505 -+#define BCMA_CORE_NS_A9JTAG 0x506 -+#define BCMA_CORE_NS_DDR23 0x507 -+#define BCMA_CORE_NS_ROM 0x508 -+#define BCMA_CORE_NS_NAND 0x509 -+#define BCMA_CORE_NS_QSPI 0x50A -+#define BCMA_CORE_NS_CHIPCOMMON_B 0x50B - #define BCMA_CORE_4706_SOC_RAM 0x50E - #define BCMA_CORE_ARMCA9 0x510 - #define BCMA_CORE_4706_MAC_GBIT 0x52D -@@ -157,6 +158,9 @@ struct bcma_host_ops { - /* Chip IDs of PCIe devices */ - #define BCMA_CHIP_ID_BCM4313 0x4313 - #define BCMA_CHIP_ID_BCM43142 43142 -+#define BCMA_CHIP_ID_BCM43131 43131 -+#define BCMA_CHIP_ID_BCM43217 43217 -+#define BCMA_CHIP_ID_BCM43222 43222 - #define BCMA_CHIP_ID_BCM43224 43224 - #define BCMA_PKG_ID_BCM43224_FAB_CSM 0x8 - #define BCMA_PKG_ID_BCM43224_FAB_SMIC 0xa -@@ -333,6 +337,7 @@ struct bcma_bus { - - struct bcma_drv_cc drv_cc; - struct bcma_drv_pci drv_pci[2]; -+ struct bcma_drv_pcie2 drv_pcie2; - struct bcma_drv_mips drv_mips; - struct bcma_drv_gmac_cmn drv_gmac_cmn; - -@@ -418,7 +423,14 @@ static inline void bcma_maskset16(struct - bcma_write16(cc, offset, (bcma_read16(cc, offset) & mask) | set); - } - --extern struct bcma_device *bcma_find_core(struct bcma_bus *bus, u16 coreid); -+extern struct bcma_device *bcma_find_core_unit(struct bcma_bus *bus, u16 coreid, -+ u8 unit); -+static inline struct bcma_device *bcma_find_core(struct bcma_bus *bus, -+ u16 coreid) -+{ -+ return bcma_find_core_unit(bus, coreid, 0); -+} -+ - extern bool bcma_core_is_enabled(struct bcma_device *core); - extern void bcma_core_disable(struct bcma_device *core, u32 flags); - extern int bcma_core_enable(struct bcma_device *core, u32 flags); ---- a/include/linux/bcma/bcma_driver_chipcommon.h -+++ b/include/linux/bcma/bcma_driver_chipcommon.h -@@ -640,6 +640,7 @@ struct bcma_drv_cc { - spinlock_t gpio_lock; - #ifdef CONFIG_BCMA_DRIVER_GPIO - struct gpio_chip gpio; -+ struct irq_domain *irq_domain; - #endif - }; - ---- /dev/null -+++ b/include/linux/bcma/bcma_driver_pcie2.h -@@ -0,0 +1,158 @@ -+#ifndef LINUX_BCMA_DRIVER_PCIE2_H_ -+#define LINUX_BCMA_DRIVER_PCIE2_H_ -+ -+#define BCMA_CORE_PCIE2_CLK_CONTROL 0x0000 -+#define PCIE2_CLKC_RST_OE 0x0001 /* When set, drives PCI_RESET out to pin */ -+#define PCIE2_CLKC_RST 0x0002 /* Value driven out to pin */ -+#define PCIE2_CLKC_SPERST 0x0004 /* SurvivePeRst */ -+#define PCIE2_CLKC_DISABLE_L1CLK_GATING 0x0010 -+#define PCIE2_CLKC_DLYPERST 0x0100 /* Delay PeRst to CoE Core */ -+#define PCIE2_CLKC_DISSPROMLD 0x0200 /* DisableSpromLoadOnPerst */ -+#define PCIE2_CLKC_WAKE_MODE_L2 0x1000 /* Wake on L2 */ -+#define BCMA_CORE_PCIE2_RC_PM_CONTROL 0x0004 -+#define BCMA_CORE_PCIE2_RC_PM_STATUS 0x0008 -+#define BCMA_CORE_PCIE2_EP_PM_CONTROL 0x000C -+#define BCMA_CORE_PCIE2_EP_PM_STATUS 0x0010 -+#define BCMA_CORE_PCIE2_EP_LTR_CONTROL 0x0014 -+#define BCMA_CORE_PCIE2_EP_LTR_STATUS 0x0018 -+#define BCMA_CORE_PCIE2_EP_OBFF_STATUS 0x001C -+#define BCMA_CORE_PCIE2_PCIE_ERR_STATUS 0x0020 -+#define BCMA_CORE_PCIE2_RC_AXI_CONFIG 0x0100 -+#define BCMA_CORE_PCIE2_EP_AXI_CONFIG 0x0104 -+#define BCMA_CORE_PCIE2_RXDEBUG_STATUS0 0x0108 -+#define BCMA_CORE_PCIE2_RXDEBUG_CONTROL0 0x010C -+#define BCMA_CORE_PCIE2_CONFIGINDADDR 0x0120 -+#define BCMA_CORE_PCIE2_CONFIGINDDATA 0x0124 -+#define BCMA_CORE_PCIE2_MDIOCONTROL 0x0128 -+#define BCMA_CORE_PCIE2_MDIOWRDATA 0x012C -+#define BCMA_CORE_PCIE2_MDIORDDATA 0x0130 -+#define BCMA_CORE_PCIE2_DATAINTF 0x0180 -+#define BCMA_CORE_PCIE2_D2H_INTRLAZY_0 0x0188 -+#define BCMA_CORE_PCIE2_H2D_INTRLAZY_0 0x018c -+#define BCMA_CORE_PCIE2_H2D_INTSTAT_0 0x0190 -+#define BCMA_CORE_PCIE2_H2D_INTMASK_0 0x0194 -+#define BCMA_CORE_PCIE2_D2H_INTSTAT_0 0x0198 -+#define BCMA_CORE_PCIE2_D2H_INTMASK_0 0x019c -+#define BCMA_CORE_PCIE2_LTR_STATE 0x01A0 /* Latency Tolerance Reporting */ -+#define PCIE2_LTR_ACTIVE 2 -+#define PCIE2_LTR_ACTIVE_IDLE 1 -+#define PCIE2_LTR_SLEEP 0 -+#define PCIE2_LTR_FINAL_MASK 0x300 -+#define PCIE2_LTR_FINAL_SHIFT 8 -+#define BCMA_CORE_PCIE2_PWR_INT_STATUS 0x01A4 -+#define BCMA_CORE_PCIE2_PWR_INT_MASK 0x01A8 -+#define BCMA_CORE_PCIE2_CFG_ADDR 0x01F8 -+#define BCMA_CORE_PCIE2_CFG_DATA 0x01FC -+#define BCMA_CORE_PCIE2_SYS_EQ_PAGE 0x0200 -+#define BCMA_CORE_PCIE2_SYS_MSI_PAGE 0x0204 -+#define BCMA_CORE_PCIE2_SYS_MSI_INTREN 0x0208 -+#define BCMA_CORE_PCIE2_SYS_MSI_CTRL0 0x0210 -+#define BCMA_CORE_PCIE2_SYS_MSI_CTRL1 0x0214 -+#define BCMA_CORE_PCIE2_SYS_MSI_CTRL2 0x0218 -+#define BCMA_CORE_PCIE2_SYS_MSI_CTRL3 0x021C -+#define BCMA_CORE_PCIE2_SYS_MSI_CTRL4 0x0220 -+#define BCMA_CORE_PCIE2_SYS_MSI_CTRL5 0x0224 -+#define BCMA_CORE_PCIE2_SYS_EQ_HEAD0 0x0250 -+#define BCMA_CORE_PCIE2_SYS_EQ_TAIL0 0x0254 -+#define BCMA_CORE_PCIE2_SYS_EQ_HEAD1 0x0258 -+#define BCMA_CORE_PCIE2_SYS_EQ_TAIL1 0x025C -+#define BCMA_CORE_PCIE2_SYS_EQ_HEAD2 0x0260 -+#define BCMA_CORE_PCIE2_SYS_EQ_TAIL2 0x0264 -+#define BCMA_CORE_PCIE2_SYS_EQ_HEAD3 0x0268 -+#define BCMA_CORE_PCIE2_SYS_EQ_TAIL3 0x026C -+#define BCMA_CORE_PCIE2_SYS_EQ_HEAD4 0x0270 -+#define BCMA_CORE_PCIE2_SYS_EQ_TAIL4 0x0274 -+#define BCMA_CORE_PCIE2_SYS_EQ_HEAD5 0x0278 -+#define BCMA_CORE_PCIE2_SYS_EQ_TAIL5 0x027C -+#define BCMA_CORE_PCIE2_SYS_RC_INTX_EN 0x0330 -+#define BCMA_CORE_PCIE2_SYS_RC_INTX_CSR 0x0334 -+#define BCMA_CORE_PCIE2_SYS_MSI_REQ 0x0340 -+#define BCMA_CORE_PCIE2_SYS_HOST_INTR_EN 0x0344 -+#define BCMA_CORE_PCIE2_SYS_HOST_INTR_CSR 0x0348 -+#define BCMA_CORE_PCIE2_SYS_HOST_INTR0 0x0350 -+#define BCMA_CORE_PCIE2_SYS_HOST_INTR1 0x0354 -+#define BCMA_CORE_PCIE2_SYS_HOST_INTR2 0x0358 -+#define BCMA_CORE_PCIE2_SYS_HOST_INTR3 0x035C -+#define BCMA_CORE_PCIE2_SYS_EP_INT_EN0 0x0360 -+#define BCMA_CORE_PCIE2_SYS_EP_INT_EN1 0x0364 -+#define BCMA_CORE_PCIE2_SYS_EP_INT_CSR0 0x0370 -+#define BCMA_CORE_PCIE2_SYS_EP_INT_CSR1 0x0374 -+#define BCMA_CORE_PCIE2_SPROM(wordoffset) (0x0800 + ((wordoffset) * 2)) -+#define BCMA_CORE_PCIE2_FUNC0_IMAP0_0 0x0C00 -+#define BCMA_CORE_PCIE2_FUNC0_IMAP0_1 0x0C04 -+#define BCMA_CORE_PCIE2_FUNC0_IMAP0_2 0x0C08 -+#define BCMA_CORE_PCIE2_FUNC0_IMAP0_3 0x0C0C -+#define BCMA_CORE_PCIE2_FUNC0_IMAP0_4 0x0C10 -+#define BCMA_CORE_PCIE2_FUNC0_IMAP0_5 0x0C14 -+#define BCMA_CORE_PCIE2_FUNC0_IMAP0_6 0x0C18 -+#define BCMA_CORE_PCIE2_FUNC0_IMAP0_7 0x0C1C -+#define BCMA_CORE_PCIE2_FUNC1_IMAP0_0 0x0C20 -+#define BCMA_CORE_PCIE2_FUNC1_IMAP0_1 0x0C24 -+#define BCMA_CORE_PCIE2_FUNC1_IMAP0_2 0x0C28 -+#define BCMA_CORE_PCIE2_FUNC1_IMAP0_3 0x0C2C -+#define BCMA_CORE_PCIE2_FUNC1_IMAP0_4 0x0C30 -+#define BCMA_CORE_PCIE2_FUNC1_IMAP0_5 0x0C34 -+#define BCMA_CORE_PCIE2_FUNC1_IMAP0_6 0x0C38 -+#define BCMA_CORE_PCIE2_FUNC1_IMAP0_7 0x0C3C -+#define BCMA_CORE_PCIE2_FUNC0_IMAP1 0x0C80 -+#define BCMA_CORE_PCIE2_FUNC1_IMAP1 0x0C88 -+#define BCMA_CORE_PCIE2_FUNC0_IMAP2 0x0CC0 -+#define BCMA_CORE_PCIE2_FUNC1_IMAP2 0x0CC8 -+#define BCMA_CORE_PCIE2_IARR0_LOWER 0x0D00 -+#define BCMA_CORE_PCIE2_IARR0_UPPER 0x0D04 -+#define BCMA_CORE_PCIE2_IARR1_LOWER 0x0D08 -+#define BCMA_CORE_PCIE2_IARR1_UPPER 0x0D0C -+#define BCMA_CORE_PCIE2_IARR2_LOWER 0x0D10 -+#define BCMA_CORE_PCIE2_IARR2_UPPER 0x0D14 -+#define BCMA_CORE_PCIE2_OARR0 0x0D20 -+#define BCMA_CORE_PCIE2_OARR1 0x0D28 -+#define BCMA_CORE_PCIE2_OARR2 0x0D30 -+#define BCMA_CORE_PCIE2_OMAP0_LOWER 0x0D40 -+#define BCMA_CORE_PCIE2_OMAP0_UPPER 0x0D44 -+#define BCMA_CORE_PCIE2_OMAP1_LOWER 0x0D48 -+#define BCMA_CORE_PCIE2_OMAP1_UPPER 0x0D4C -+#define BCMA_CORE_PCIE2_OMAP2_LOWER 0x0D50 -+#define BCMA_CORE_PCIE2_OMAP2_UPPER 0x0D54 -+#define BCMA_CORE_PCIE2_FUNC1_IARR1_SIZE 0x0D58 -+#define BCMA_CORE_PCIE2_FUNC1_IARR2_SIZE 0x0D5C -+#define BCMA_CORE_PCIE2_MEM_CONTROL 0x0F00 -+#define BCMA_CORE_PCIE2_MEM_ECC_ERRLOG0 0x0F04 -+#define BCMA_CORE_PCIE2_MEM_ECC_ERRLOG1 0x0F08 -+#define BCMA_CORE_PCIE2_LINK_STATUS 0x0F0C -+#define BCMA_CORE_PCIE2_STRAP_STATUS 0x0F10 -+#define BCMA_CORE_PCIE2_RESET_STATUS 0x0F14 -+#define BCMA_CORE_PCIE2_RESETEN_IN_LINKDOWN 0x0F18 -+#define BCMA_CORE_PCIE2_MISC_INTR_EN 0x0F1C -+#define BCMA_CORE_PCIE2_TX_DEBUG_CFG 0x0F20 -+#define BCMA_CORE_PCIE2_MISC_CONFIG 0x0F24 -+#define BCMA_CORE_PCIE2_MISC_STATUS 0x0F28 -+#define BCMA_CORE_PCIE2_INTR_EN 0x0F30 -+#define BCMA_CORE_PCIE2_INTR_CLEAR 0x0F34 -+#define BCMA_CORE_PCIE2_INTR_STATUS 0x0F38 -+ -+/* PCIE gen2 config regs */ -+#define PCIE2_INTSTATUS 0x090 -+#define PCIE2_INTMASK 0x094 -+#define PCIE2_SBMBX 0x098 -+ -+#define PCIE2_PMCR_REFUP 0x1814 /* Trefup time */ -+ -+#define PCIE2_CAP_DEVSTSCTRL2_OFFSET 0xD4 -+#define PCIE2_CAP_DEVSTSCTRL2_LTRENAB 0x400 -+#define PCIE2_PVT_REG_PM_CLK_PERIOD 0x184c -+ -+struct bcma_drv_pcie2 { -+ struct bcma_device *core; -+}; -+ -+#define pcie2_read16(pcie2, offset) bcma_read16((pcie2)->core, offset) -+#define pcie2_read32(pcie2, offset) bcma_read32((pcie2)->core, offset) -+#define pcie2_write16(pcie2, offset, val) bcma_write16((pcie2)->core, offset, val) -+#define pcie2_write32(pcie2, offset, val) bcma_write32((pcie2)->core, offset, val) -+ -+#define pcie2_set32(pcie2, offset, set) bcma_set32((pcie2)->core, offset, set) -+#define pcie2_mask32(pcie2, offset, mask) bcma_mask32((pcie2)->core, offset, mask) -+ -+void bcma_core_pcie2_init(struct bcma_drv_pcie2 *pcie2); -+ -+#endif /* LINUX_BCMA_DRIVER_PCIE2_H_ */ ---- a/drivers/bcma/scan.c -+++ b/drivers/bcma/scan.c -@@ -32,17 +32,17 @@ static const struct bcma_device_id_name - { BCMA_CORE_4706_CHIPCOMMON, "BCM4706 ChipCommon" }, - { BCMA_CORE_4706_SOC_RAM, "BCM4706 SOC RAM" }, - { BCMA_CORE_4706_MAC_GBIT, "BCM4706 GBit MAC" }, -- { BCMA_CORE_PCIEG2, "PCIe Gen 2" }, -- { BCMA_CORE_DMA, "DMA" }, -- { BCMA_CORE_SDIO3, "SDIO3" }, -- { BCMA_CORE_USB20, "USB 2.0" }, -- { BCMA_CORE_USB30, "USB 3.0" }, -- { BCMA_CORE_A9JTAG, "ARM Cortex A9 JTAG" }, -- { BCMA_CORE_DDR23, "Denali DDR2/DDR3 memory controller" }, -- { BCMA_CORE_ROM, "ROM" }, -- { BCMA_CORE_NAND, "NAND flash controller" }, -- { BCMA_CORE_QSPI, "SPI flash controller" }, -- { BCMA_CORE_CHIPCOMMON_B, "Chipcommon B" }, -+ { BCMA_CORE_NS_PCIEG2, "PCIe Gen 2" }, -+ { BCMA_CORE_NS_DMA, "DMA" }, -+ { BCMA_CORE_NS_SDIO3, "SDIO3" }, -+ { BCMA_CORE_NS_USB20, "USB 2.0" }, -+ { BCMA_CORE_NS_USB30, "USB 3.0" }, -+ { BCMA_CORE_NS_A9JTAG, "ARM Cortex A9 JTAG" }, -+ { BCMA_CORE_NS_DDR23, "Denali DDR2/DDR3 memory controller" }, -+ { BCMA_CORE_NS_ROM, "ROM" }, -+ { BCMA_CORE_NS_NAND, "NAND flash controller" }, -+ { BCMA_CORE_NS_QSPI, "SPI flash controller" }, -+ { BCMA_CORE_NS_CHIPCOMMON_B, "Chipcommon B" }, - { BCMA_CORE_ARMCA9, "ARM Cortex A9 core (ihost)" }, - { BCMA_CORE_AMEMC, "AMEMC (DDR)" }, - { BCMA_CORE_ALTA, "ALTA (I2S)" }, |