diff options
Diffstat (limited to 'package/boot/uboot-layerscape/patches/0008-armv8-ls1043a-Add-the-OCRAM-initialization.patch')
| -rw-r--r-- | package/boot/uboot-layerscape/patches/0008-armv8-ls1043a-Add-the-OCRAM-initialization.patch | 82 |
1 files changed, 0 insertions, 82 deletions
diff --git a/package/boot/uboot-layerscape/patches/0008-armv8-ls1043a-Add-the-OCRAM-initialization.patch b/package/boot/uboot-layerscape/patches/0008-armv8-ls1043a-Add-the-OCRAM-initialization.patch deleted file mode 100644 index 5715a225d9..0000000000 --- a/package/boot/uboot-layerscape/patches/0008-armv8-ls1043a-Add-the-OCRAM-initialization.patch +++ /dev/null @@ -1,82 +0,0 @@ -From b3bbf1aeb0245a0f5565f669dd4b2f5f5be40d8a Mon Sep 17 00:00:00 2001 -From: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> -Date: Wed, 16 Mar 2016 08:43:55 +0530 -Subject: [PATCH 08/93] armv8/ls1043a: Add the OCRAM initialization - -Clear the content to zero and the ECC error bit of OCRAM1/2. - -The OCRAM must be initialized to ZERO by the unit of 8-Byte before -accessing it, or else it will generate ECC error. And the IBR has -accessed the OCRAM before this initialization, so the ECC error -status bit should to be cleared. - -Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@freescale.com> -Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com> ---- - arch/arm/cpu/armv8/start.S | 39 +++++++++++++++++++++++++++++++++++++++ - 1 file changed, 39 insertions(+) - -diff --git a/arch/arm/cpu/armv8/start.S b/arch/arm/cpu/armv8/start.S -index dd583c9..235213f 100644 ---- a/arch/arm/cpu/armv8/start.S -+++ b/arch/arm/cpu/armv8/start.S -@@ -11,6 +11,9 @@ - #include <asm/macro.h> - #include <asm/armv8/mmu.h> - -+#define DCSR_SYS_DCFG_SBEESR2 0x20140534 -+#define DCSR_SYS_DCFG_MBEESR2 0x20140544 -+ - /************************************************************************* - * - * Startup Code (reset vector) -@@ -215,10 +218,46 @@ WEAK(lowlevel_init) - #endif /* CONFIG_ARMV8_MULTIENTRY */ - - 2: -+#if defined(CONFIG_FSL_LSCH2) && !defined(CONFIG_SPL_BUILD) -+ bl fsl_ocram_init -+#endif - mov lr, x29 /* Restore LR */ - ret - ENDPROC(lowlevel_init) - -+#if defined(CONFIG_FSL_LSCH2) && !defined(CONFIG_SPL_BUILD) -+ENTRY(fsl_ocram_init) -+ mov x28, lr /* Save LR */ -+ bl fsl_clear_ocram -+ bl fsl_ocram_clear_ecc_err -+ mov lr, x28 /* Restore LR */ -+ ret -+ENDPROC(fsl_ocram_init) -+ -+ENTRY(fsl_clear_ocram) -+/* Clear OCRAM */ -+ ldr x0, =CONFIG_SYS_FSL_OCRAM_BASE -+ ldr x1, =(CONFIG_SYS_FSL_OCRAM_BASE + CONFIG_SYS_FSL_OCRAM_SIZE) -+ mov x2, #0 -+clear_loop: -+ str x2, [x0] -+ add x0, x0, #8 -+ cmp x0, x1 -+ b.lo clear_loop -+ ret -+ENDPROC(fsl_clear_ocram) -+ -+ENTRY(fsl_ocram_clear_ecc_err) -+ /* OCRAM1/2 ECC status bit */ -+ mov w1, #0x60 -+ ldr x0, =DCSR_SYS_DCFG_SBEESR2 -+ str w1, [x0] -+ ldr x0, =DCSR_SYS_DCFG_MBEESR2 -+ str w1, [x0] -+ ret -+ENDPROC(fsl_ocram_init) -+#endif -+ - WEAK(smp_kick_all_cpus) - /* Kick secondary cpus up by SGI 0 interrupt */ - mov x29, lr /* Save LR */ --- -1.7.9.5 - |