diff options
| author | INAGAKI Hiroshi <musashino.open@gmail.com> | 2021-08-23 18:07:05 +0900 |
|---|---|---|
| committer | Adrian Schmutzler <freifunk@adrianschmutzler.de> | 2021-09-26 00:32:18 +0200 |
| commit | 216011e424cf438c3bb68e641139b8b720d93a87 (patch) | |
| tree | 8521143ce4df83e403a05fb4529ef70d2b3d80f4 /target | |
| parent | 45b2a5d840590fb9b8a4c64fba4deca51a2b0b65 (diff) | |
| download | upstream-216011e424cf438c3bb68e641139b8b720d93a87.tar.gz upstream-216011e424cf438c3bb68e641139b8b720d93a87.tar.bz2 upstream-216011e424cf438c3bb68e641139b8b720d93a87.zip | |
realtek: enable uart1 on the devices with PoE support in 5.10
On the devices with PoE support, the secondary UART (uart1) on the SoC
is used to communicate between the SoC and controller.
Enable the secondary UART on the following devices:
- D-Link DGS-1210-10P
- Netgear GS110TPP v1
- Netgear GS310TP v1
- ZyXEL GS1900-8HP v1/v2
- ZyXEL GS1900-10HP
- ZyXEL GS1900-24HP v2
Signed-off-by: INAGAKI Hiroshi <musashino.open@gmail.com>
Diffstat (limited to 'target')
7 files changed, 28 insertions, 0 deletions
diff --git a/target/linux/realtek/dts-5.10/rtl8380_netgear_gs110tpp-v1.dts b/target/linux/realtek/dts-5.10/rtl8380_netgear_gs110tpp-v1.dts index 646f4ed516..8382d35a9d 100644 --- a/target/linux/realtek/dts-5.10/rtl8380_netgear_gs110tpp-v1.dts +++ b/target/linux/realtek/dts-5.10/rtl8380_netgear_gs110tpp-v1.dts @@ -6,3 +6,7 @@ compatible = "netgear,gs110tpp-v1", "realtek,rtl838x-soc"; model = "Netgear GS110TPP v1"; }; + +&uart1 { + status = "okay"; +}; diff --git a/target/linux/realtek/dts-5.10/rtl8380_netgear_gs310tp-v1.dts b/target/linux/realtek/dts-5.10/rtl8380_netgear_gs310tp-v1.dts index e3f59bde69..dacd504ac4 100644 --- a/target/linux/realtek/dts-5.10/rtl8380_netgear_gs310tp-v1.dts +++ b/target/linux/realtek/dts-5.10/rtl8380_netgear_gs310tp-v1.dts @@ -8,6 +8,10 @@ }; +&uart1 { + status = "okay"; +}; + &mdio { INTERNAL_PHY(24) INTERNAL_PHY(26) diff --git a/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-10hp.dts b/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-10hp.dts index c16028788e..82df6789a9 100644 --- a/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-10hp.dts +++ b/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-10hp.dts @@ -45,6 +45,10 @@ }; }; +&uart1 { + status = "okay"; +}; + &mdio { INTERNAL_PHY(24) INTERNAL_PHY(26) diff --git a/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-8hp-v1.dts b/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-8hp-v1.dts index 0d9b7c97c0..5ee340eac6 100644 --- a/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-8hp-v1.dts +++ b/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-8hp-v1.dts @@ -6,3 +6,7 @@ compatible = "zyxel,gs1900-8hp-v1", "realtek,rtl838x-soc"; model = "ZyXEL GS1900-8HP v1 Switch"; }; + +&uart1 { + status = "okay"; +}; diff --git a/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-8hp-v2.dts b/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-8hp-v2.dts index cdc4aed6d1..0768462255 100644 --- a/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-8hp-v2.dts +++ b/target/linux/realtek/dts-5.10/rtl8380_zyxel_gs1900-8hp-v2.dts @@ -6,3 +6,7 @@ compatible = "zyxel,gs1900-8hp-v2", "realtek,rtl838x-soc"; model = "ZyXEL GS1900-8HP v2 Switch"; }; + +&uart1 { + status = "okay"; +}; diff --git a/target/linux/realtek/dts-5.10/rtl8382_d-link_dgs-1210-10p.dts b/target/linux/realtek/dts-5.10/rtl8382_d-link_dgs-1210-10p.dts index f347660283..119eaadc16 100644 --- a/target/linux/realtek/dts-5.10/rtl8382_d-link_dgs-1210-10p.dts +++ b/target/linux/realtek/dts-5.10/rtl8382_d-link_dgs-1210-10p.dts @@ -102,6 +102,10 @@ }; }; +&uart1 { + status = "okay"; +}; + ðernet0 { mdio: mdio-bus { compatible = "realtek,rtl838x-mdio"; diff --git a/target/linux/realtek/dts-5.10/rtl8382_zyxel_gs1900-24hp-v2.dts b/target/linux/realtek/dts-5.10/rtl8382_zyxel_gs1900-24hp-v2.dts index c16152521e..7b6a9a1e7f 100644 --- a/target/linux/realtek/dts-5.10/rtl8382_zyxel_gs1900-24hp-v2.dts +++ b/target/linux/realtek/dts-5.10/rtl8382_zyxel_gs1900-24hp-v2.dts @@ -45,6 +45,10 @@ }; }; +&uart1 { + status = "okay"; +}; + &mdio { EXTERNAL_PHY(0) EXTERNAL_PHY(1) |