diff options
author | Florian Fainelli <florian@openwrt.org> | 2009-03-25 09:15:30 +0000 |
---|---|---|
committer | Florian Fainelli <florian@openwrt.org> | 2009-03-25 09:15:30 +0000 |
commit | 47a268b30a30c8163ad43b0204af9ef26d423290 (patch) | |
tree | 4720ee7cb0ede82493497bc5ca4cf454f6ed20c6 /target | |
parent | 25cf1bc5e4cf089158ca9a7a9e2a4d7ee3781953 (diff) | |
download | upstream-47a268b30a30c8163ad43b0204af9ef26d423290.tar.gz upstream-47a268b30a30c8163ad43b0204af9ef26d423290.tar.bz2 upstream-47a268b30a30c8163ad43b0204af9ef26d423290.zip |
fix wrong logic in MDIO code and second PHY address
SVN-Revision: 15034
Diffstat (limited to 'target')
-rw-r--r-- | target/linux/rdc/files/drivers/net/r6040.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/target/linux/rdc/files/drivers/net/r6040.c b/target/linux/rdc/files/drivers/net/r6040.c index 33a7c12d67..0096006197 100644 --- a/target/linux/rdc/files/drivers/net/r6040.c +++ b/target/linux/rdc/files/drivers/net/r6040.c @@ -91,7 +91,7 @@ MODULE_PARM_DESC(debug, "debug mask (-1 for all)"); /* PHY CHIP Address */ #define PHY1_ADDR 1 /* For MAC1 */ -#define PHY2_ADDR 2 /* For MAC2 */ +#define PHY2_ADDR 3 /* For MAC2 */ #define PHY_MODE 0x3100 /* PHY CHIP Register 0 */ #define PHY_CAP 0x01E1 /* PHY CHIP Register 4 */ @@ -305,7 +305,7 @@ STATIC int phy_read(void __iomem *ioaddr, int phy_addr, int reg) /* Wait for the read bit to be cleared */ while (limit--) { cmd = ioread16(ioaddr + MMDIO); - if (cmd & MDIO_READ) + if (!(cmd & MDIO_READ)) break; } @@ -333,7 +333,7 @@ STATIC void phy_write(void __iomem *ioaddr, int phy_addr, int reg, u16 val) /* Wait for the write bit to be cleared */ while (limit--) { cmd = ioread16(ioaddr + MMDIO); - if (cmd & MDIO_WRITE) + if (!(cmd & MDIO_WRITE)) break; } if (limit <= 0) |