aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux
diff options
context:
space:
mode:
authorMathias Kresin <dev@kresin.me>2018-08-22 06:57:48 +0200
committerMathias Kresin <dev@kresin.me>2018-08-23 22:44:47 +0200
commitf1c3b5454e37ff9d1e7f5434e73cd43ee41dd1fc (patch)
treeafa62a20a0ca9af235c16452e55b0ce9a4d14d78 /target/linux
parent446dccc0005fb8cfe37cf528cb9d1f2b8f35d4d5 (diff)
downloadupstream-f1c3b5454e37ff9d1e7f5434e73cd43ee41dd1fc.tar.gz
upstream-f1c3b5454e37ff9d1e7f5434e73cd43ee41dd1fc.tar.bz2
upstream-f1c3b5454e37ff9d1e7f5434e73cd43ee41dd1fc.zip
ramips: fix compatibles in SoC dtsi
The former used compatibles aren't defined anywhere and aren't used by the devicetree source files including them. Signed-off-by: Mathias Kresin <dev@kresin.me>
Diffstat (limited to 'target/linux')
-rw-r--r--target/linux/ramips/dts/mt7620a.dtsi2
-rw-r--r--target/linux/ramips/dts/mt7620n.dtsi2
-rw-r--r--target/linux/ramips/dts/mt7628an.dtsi2
3 files changed, 3 insertions, 3 deletions
diff --git a/target/linux/ramips/dts/mt7620a.dtsi b/target/linux/ramips/dts/mt7620a.dtsi
index 83ff102745..62e1985aa2 100644
--- a/target/linux/ramips/dts/mt7620a.dtsi
+++ b/target/linux/ramips/dts/mt7620a.dtsi
@@ -1,7 +1,7 @@
/ {
#address-cells = <1>;
#size-cells = <1>;
- compatible = "ralink,mtk7620a-soc";
+ compatible = "ralink,mt7620a-soc";
cpus {
cpu@0 {
diff --git a/target/linux/ramips/dts/mt7620n.dtsi b/target/linux/ramips/dts/mt7620n.dtsi
index 78d12a2686..58fd263d7d 100644
--- a/target/linux/ramips/dts/mt7620n.dtsi
+++ b/target/linux/ramips/dts/mt7620n.dtsi
@@ -1,7 +1,7 @@
/ {
#address-cells = <1>;
#size-cells = <1>;
- compatible = "ralink,mtk7620n-soc";
+ compatible = "ralink,mt7620n-soc";
cpus {
cpu@0 {
diff --git a/target/linux/ramips/dts/mt7628an.dtsi b/target/linux/ramips/dts/mt7628an.dtsi
index 0afd9e3234..7479a4fd35 100644
--- a/target/linux/ramips/dts/mt7628an.dtsi
+++ b/target/linux/ramips/dts/mt7628an.dtsi
@@ -1,7 +1,7 @@
/ {
#address-cells = <1>;
#size-cells = <1>;
- compatible = "ralink,mtk7628an-soc";
+ compatible = "mediatek,mt7628an-soc";
cpus {
cpu@0 {