aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/sunxi/patches-4.4/111-2-dt-sun7i-add-ve-clock-module.patch
diff options
context:
space:
mode:
authorHauke Mehrtens <hauke@hauke-m.de>2017-11-23 19:17:11 +0100
committerHauke Mehrtens <hauke@hauke-m.de>2017-11-23 19:17:11 +0100
commitb5d52b205285df826dea709933b4a20cd192242f (patch)
tree21f6e17c2999427c4b3a2496283856e4f023125b /target/linux/sunxi/patches-4.4/111-2-dt-sun7i-add-ve-clock-module.patch
parentc048ca0ce03608e0906137aaf5d3a3abc8d16991 (diff)
downloadupstream-b5d52b205285df826dea709933b4a20cd192242f.tar.gz
upstream-b5d52b205285df826dea709933b4a20cd192242f.tar.bz2
upstream-b5d52b205285df826dea709933b4a20cd192242f.zip
sunxi: remove support for kernel 4.4
Kernel 4.9 is working good on this target, remove support for kernel 4.4 now. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
Diffstat (limited to 'target/linux/sunxi/patches-4.4/111-2-dt-sun7i-add-ve-clock-module.patch')
-rw-r--r--target/linux/sunxi/patches-4.4/111-2-dt-sun7i-add-ve-clock-module.patch32
1 files changed, 0 insertions, 32 deletions
diff --git a/target/linux/sunxi/patches-4.4/111-2-dt-sun7i-add-ve-clock-module.patch b/target/linux/sunxi/patches-4.4/111-2-dt-sun7i-add-ve-clock-module.patch
deleted file mode 100644
index 85d2d31615..0000000000
--- a/target/linux/sunxi/patches-4.4/111-2-dt-sun7i-add-ve-clock-module.patch
+++ /dev/null
@@ -1,32 +0,0 @@
-From f0571ab140723f9a898d4a404118580534dcc468 Mon Sep 17 00:00:00 2001
-From: Chen-Yu Tsai <wens@csie.org>
-Date: Sat, 5 Dec 2015 21:16:47 +0800
-Subject: [PATCH] ARM: dts: sun7i: Add VE (Video Engine) module clock node
-
-The video engine has its own module clock, which also includes a
-reset control for it.
-
-Signed-off-by: Chen-Yu Tsai <wens@csie.org>
-Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
----
- arch/arm/boot/dts/sun7i-a20.dtsi | 9 +++++++++
- 1 file changed, 9 insertions(+)
-
---- a/arch/arm/boot/dts/sun7i-a20.dtsi
-+++ b/arch/arm/boot/dts/sun7i-a20.dtsi
-@@ -527,6 +527,15 @@
- "dram_de_mp", "dram_ace";
- };
-
-+ ve_clk: clk@01c2013c {
-+ #clock-cells = <0>;
-+ #reset-cells = <0>;
-+ compatible = "allwinner,sun4i-a10-ve-clk";
-+ reg = <0x01c2013c 0x4>;
-+ clocks = <&pll4>;
-+ clock-output-names = "ve";
-+ };
-+
- codec_clk: clk@01c20140 {
- #clock-cells = <0>;
- compatible = "allwinner,sun4i-a10-codec-clk";