aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/samsung/dts/TQ210.dts
diff options
context:
space:
mode:
authorJianhui Zhao <jianhuizhao329@gmail.com>2018-04-17 11:09:14 +0800
committerJohn Crispin <john@phrozen.org>2018-07-30 14:10:00 +0200
commit84c212da44cf5df210ae166ed7e64adf764ccf3f (patch)
tree2351260a551bca0f71fbf482671a7da70d5842f0 /target/linux/samsung/dts/TQ210.dts
parent4caab808300ad75575d778bae6e184caa26aeabc (diff)
downloadupstream-84c212da44cf5df210ae166ed7e64adf764ccf3f.tar.gz
upstream-84c212da44cf5df210ae166ed7e64adf764ccf3f.tar.bz2
upstream-84c212da44cf5df210ae166ed7e64adf764ccf3f.zip
samsung/s5pv210: New target
Signed-off-by: Jianhui Zhao <jianhuizhao329@gmail.com>
Diffstat (limited to 'target/linux/samsung/dts/TQ210.dts')
-rw-r--r--target/linux/samsung/dts/TQ210.dts70
1 files changed, 70 insertions, 0 deletions
diff --git a/target/linux/samsung/dts/TQ210.dts b/target/linux/samsung/dts/TQ210.dts
new file mode 100644
index 0000000000..86a25574e9
--- /dev/null
+++ b/target/linux/samsung/dts/TQ210.dts
@@ -0,0 +1,70 @@
+/*
+ * Samsung's S5PV210 SoC device tree source
+ * Copyright (C) 2018 Jianhui Zhao <jianhuizhao329@gmail.com>
+ *
+ * Board device tree source for TQ210 board.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include "s5pv210.dtsi"
+
+/ {
+ model = "Embedsky TQ210 based on S5PV210";
+ compatible = "embedsky,tq210", "samsung,s5pv210";
+
+ chosen {
+ bootargs = "console=ttySAC0,115200n8";
+ };
+
+ memory@20000000 {
+ device_type = "memory";
+ reg = <0x20000000 0x40000000>;
+ };
+
+ ethernet@88000000 {
+ compatible = "davicom,dm9000";
+ reg = <0x88000000 0x2 0x88000004 0x2>;
+ interrupt-parent = <&gph1>;
+ interrupts = <2 IRQ_TYPE_LEVEL_HIGH>;
+ local-mac-address = [00 00 de ad be ef];
+ davicom,no-eeprom;
+ clocks = <&clocks CLK_SROMC>;
+ clock-names = "sromc";
+ };
+};
+
+&xxti {
+ clock-frequency = <24000000>;
+};
+
+&uart0 {
+ status = "okay";
+};
+
+&nand {
+ status = "okay";
+ nand-ecc-mode = "soft";
+
+ partition@0 {
+ label = "boot";
+ reg = <0x0 0x40000>; /* 246KB */
+ read-only;
+ };
+
+ partition@40000 {
+ label = "kernel";
+ reg = <0x40000 0x300000>; /* 3MB */
+ };
+
+ partition@340000 {
+ label = "rootfs";
+ reg = <0x340000 0x3fcc0000>; /* 1020MB */
+ };
+
+};