diff options
| author | Tomasz Maciej Nowak <tmn505@gmail.com> | 2021-05-25 14:53:43 +0200 |
|---|---|---|
| committer | Hauke Mehrtens <hauke@hauke-m.de> | 2021-06-06 00:26:13 +0200 |
| commit | db014428b153215a2bdffc80ea44a3a03a1e18cd (patch) | |
| tree | a7f81034d70da4c92bad865c875c453f2142d4a9 /target/linux/mvebu/patches-5.10/316-armada-370-dts-fix-crypto-engine.patch | |
| parent | 1984a6bbcaac95c439dd4a6eba2f78c54e9be215 (diff) | |
| download | upstream-db014428b153215a2bdffc80ea44a3a03a1e18cd.tar.gz upstream-db014428b153215a2bdffc80ea44a3a03a1e18cd.tar.bz2 upstream-db014428b153215a2bdffc80ea44a3a03a1e18cd.zip | |
mvebu: armada-37xx: remove ethernet alias patch
This patch has been added with initial support for ESPRESSObin board and
mistakenly it affects all boards with this SoC. Drop this patch since
the aliases are now in upstream dts for ESPRESSObin. If any boards are
relying on this, please add the respective alias to that board dts.
Signed-off-by: Tomasz Maciej Nowak <tmn505@gmail.com>
Diffstat (limited to 'target/linux/mvebu/patches-5.10/316-armada-370-dts-fix-crypto-engine.patch')
| -rw-r--r-- | target/linux/mvebu/patches-5.10/316-armada-370-dts-fix-crypto-engine.patch | 29 |
1 files changed, 29 insertions, 0 deletions
diff --git a/target/linux/mvebu/patches-5.10/316-armada-370-dts-fix-crypto-engine.patch b/target/linux/mvebu/patches-5.10/316-armada-370-dts-fix-crypto-engine.patch new file mode 100644 index 0000000000..19378870ef --- /dev/null +++ b/target/linux/mvebu/patches-5.10/316-armada-370-dts-fix-crypto-engine.patch @@ -0,0 +1,29 @@ +--- a/arch/arm/boot/dts/armada-370.dtsi ++++ b/arch/arm/boot/dts/armada-370.dtsi +@@ -234,7 +234,7 @@ + clocks = <&gateclk 23>; + clock-names = "cesa0"; + marvell,crypto-srams = <&crypto_sram>; +- marvell,crypto-sram-size = <0x7e0>; ++ marvell,crypto-sram-size = <0x800>; + }; + }; + +@@ -255,12 +255,17 @@ + * cpuidle workaround. + */ + idle-sram@0 { ++ status = "disabled"; + reg = <0x0 0x20>; + }; + }; + }; + }; + ++&coherencyfab { ++ broken-idle; ++}; ++ + /* + * Default UART pinctrl setting without RTS/CTS, can be overwritten on + * board level if a different configuration is used. |