aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/layerscape/patches-5.4/805-display-0016-drm-imx-hdmi-support-arc-function.patch
diff options
context:
space:
mode:
authorDaniel Golle <daniel@makrotopia.org>2022-03-21 01:16:48 +0000
committerDaniel Golle <daniel@makrotopia.org>2022-03-21 13:11:56 +0000
commit786bf7fdaca4c75e7eba6e9aa3a8b5775fd21186 (patch)
tree926fecb2b1f6ce1e42ba7ef4c7aab8e68dfd214c /target/linux/layerscape/patches-5.4/805-display-0016-drm-imx-hdmi-support-arc-function.patch
parent9470160c350d15f765c33d6c1db15d6c4709a64c (diff)
downloadupstream-786bf7fdaca4c75e7eba6e9aa3a8b5775fd21186.tar.gz
upstream-786bf7fdaca4c75e7eba6e9aa3a8b5775fd21186.tar.bz2
upstream-786bf7fdaca4c75e7eba6e9aa3a8b5775fd21186.zip
kernel: delete Linux 5.4 config and patches
As the upcoming release will be based on Linux 5.10 only, remove all kernel configuration as well as patches for Linux 5.4. There were no targets still actively using Linux 5.4. Signed-off-by: Daniel Golle <daniel@makrotopia.org> (cherry picked from commit 3a14580411adfb75f9a44eded9f41245b9e44606)
Diffstat (limited to 'target/linux/layerscape/patches-5.4/805-display-0016-drm-imx-hdmi-support-arc-function.patch')
-rw-r--r--target/linux/layerscape/patches-5.4/805-display-0016-drm-imx-hdmi-support-arc-function.patch87
1 files changed, 0 insertions, 87 deletions
diff --git a/target/linux/layerscape/patches-5.4/805-display-0016-drm-imx-hdmi-support-arc-function.patch b/target/linux/layerscape/patches-5.4/805-display-0016-drm-imx-hdmi-support-arc-function.patch
deleted file mode 100644
index a8876d0126..0000000000
--- a/target/linux/layerscape/patches-5.4/805-display-0016-drm-imx-hdmi-support-arc-function.patch
+++ /dev/null
@@ -1,87 +0,0 @@
-From a10d0b8516bc3f48f0c1005f8e69efce12cea8f9 Mon Sep 17 00:00:00 2001
-From: Sandor Yu <Sandor.yu@nxp.com>
-Date: Mon, 23 Sep 2019 09:09:38 +0800
-Subject: [PATCH] drm: imx: hdmi: support arc function
-
-Add HDMI ARC configurate function.
-
-Signed-off-by: Sandor Yu <Sandor.yu@nxp.com>
----
- drivers/gpu/drm/imx/cdn-mhdp-hdmi-phy.c | 59 +++++++++++++++++++++++++++++++++
- 1 file changed, 59 insertions(+)
-
---- a/drivers/gpu/drm/imx/cdn-mhdp-hdmi-phy.c
-+++ b/drivers/gpu/drm/imx/cdn-mhdp-hdmi-phy.c
-@@ -192,6 +192,62 @@ static const struct hdmi_pll_tuning imx8
- { 7, 5200000, 6000000, 0x7, 0x1, 0x0, 0x04, 0x0D, 680, 0x04F, 0, 0, 0 }
- };
-
-+static void hdmi_arc_config(struct cdns_mhdp_device *mhdp)
-+{
-+ u16 txpu_calib_code;
-+ u16 txpd_calib_code;
-+ u16 txpu_adj_calib_code;
-+ u16 txpd_adj_calib_code;
-+ u16 prev_calib_code;
-+ u16 new_calib_code;
-+ u16 rdata;
-+
-+ /* Power ARC */
-+ cdns_phy_reg_write(mhdp, TXDA_CYA_AUXDA_CYA, 0x0001);
-+
-+ prev_calib_code = cdns_phy_reg_read(mhdp, TX_DIG_CTRL_REG_2);
-+ txpu_calib_code = cdns_phy_reg_read(mhdp, CMN_TXPUCAL_CTRL);
-+ txpd_calib_code = cdns_phy_reg_read(mhdp, CMN_TXPDCAL_CTRL);
-+ txpu_adj_calib_code = cdns_phy_reg_read(mhdp, CMN_TXPU_ADJ_CTRL);
-+ txpd_adj_calib_code = cdns_phy_reg_read(mhdp, CMN_TXPD_ADJ_CTRL);
-+
-+ new_calib_code = ((txpu_calib_code + txpd_calib_code) / 2)
-+ + txpu_adj_calib_code + txpd_adj_calib_code;
-+
-+ if (new_calib_code != prev_calib_code) {
-+ rdata = cdns_phy_reg_read(mhdp, TX_ANA_CTRL_REG_1);
-+ rdata &= 0xDFFF;
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_1, rdata);
-+ cdns_phy_reg_write(mhdp, TX_DIG_CTRL_REG_2, new_calib_code);
-+ mdelay(10);
-+ rdata |= 0x2000;
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_1, rdata);
-+ udelay(150);
-+ }
-+
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_2, 0x0100);
-+ udelay(100);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_2, 0x0300);
-+ udelay(100);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_3, 0x0000);
-+ udelay(100);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_1, 0x2008);
-+ udelay(100);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_1, 0x2018);
-+ udelay(100);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_1, 0x2098);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_2, 0x030C);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_5, 0x0010);
-+ udelay(100);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_4, 0x4001);
-+ mdelay(5);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_1, 0x2198);
-+ mdelay(5);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_2, 0x030D);
-+ udelay(100);
-+ cdns_phy_reg_write(mhdp, TX_ANA_CTRL_REG_2, 0x030F);
-+}
-+
- static void hdmi_phy_set_vswing(struct cdns_mhdp_device *mhdp)
- {
- const u32 num_lanes = 4;
-@@ -604,6 +660,9 @@ static int hdmi_phy_power_up(struct cdns
- return -1;
- }
-
-+ /* Power up ARC */
-+ hdmi_arc_config(mhdp);
-+
- /* Configure PHY in A0 mode (PHY must be in the A0 power
- * state in order to transmit data)
- */