diff options
author | Hauke Mehrtens <hauke@hauke-m.de> | 2021-10-02 14:03:17 +0200 |
---|---|---|
committer | Hauke Mehrtens <hauke@hauke-m.de> | 2021-10-02 16:45:33 +0200 |
commit | 6bb51c9d1cd5eec132e6017563fb2c35d026e7cf (patch) | |
tree | ed7e0c666a6a922aed6e29f8898c93ed89e7bf8e /target/linux/lantiq/patches-5.10/0018-MTD-nand-lots-of-xrx200-fixes.patch | |
parent | 8db641049292035604f0e1fb788608fdea879eca (diff) | |
download | upstream-6bb51c9d1cd5eec132e6017563fb2c35d026e7cf.tar.gz upstream-6bb51c9d1cd5eec132e6017563fb2c35d026e7cf.tar.bz2 upstream-6bb51c9d1cd5eec132e6017563fb2c35d026e7cf.zip |
lantiq: kernel: xway-nand: Fix setting on-die ECC engines in dts
This backports a fix proposed for upstream kernel to fix overwriting
the NAND ECC engine in device tree.
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
Diffstat (limited to 'target/linux/lantiq/patches-5.10/0018-MTD-nand-lots-of-xrx200-fixes.patch')
-rw-r--r-- | target/linux/lantiq/patches-5.10/0018-MTD-nand-lots-of-xrx200-fixes.patch | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/target/linux/lantiq/patches-5.10/0018-MTD-nand-lots-of-xrx200-fixes.patch b/target/linux/lantiq/patches-5.10/0018-MTD-nand-lots-of-xrx200-fixes.patch index d8393f352a..35f656da6e 100644 --- a/target/linux/lantiq/patches-5.10/0018-MTD-nand-lots-of-xrx200-fixes.patch +++ b/target/linux/lantiq/patches-5.10/0018-MTD-nand-lots-of-xrx200-fixes.patch @@ -95,7 +95,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org> } static int xway_dev_ready(struct nand_chip *chip) -@@ -171,6 +224,7 @@ static int xway_nand_probe(struct platfo +@@ -170,6 +223,7 @@ static int xway_nand_probe(struct platfo int err; u32 cs; u32 cs_flag = 0; @@ -103,7 +103,7 @@ Signed-off-by: John Crispin <blogic@openwrt.org> /* Allocate memory for the device structure (and zero it) */ data = devm_kzalloc(&pdev->dev, sizeof(struct xway_nand_data), -@@ -207,6 +261,15 @@ static int xway_nand_probe(struct platfo +@@ -206,6 +260,15 @@ static int xway_nand_probe(struct platfo if (!err && cs == 1) cs_flag = NAND_CON_IN_CS1 | NAND_CON_OUT_CS1; |