diff options
author | Mathias Kresin <dev@kresin.me> | 2018-03-21 08:39:41 +0100 |
---|---|---|
committer | Mathias Kresin <dev@kresin.me> | 2018-05-17 07:40:19 +0200 |
commit | d7b7483343b5c7f157a2a97244ce9e60f4260e43 (patch) | |
tree | 75acc8b61427a13aed054ac48b1a284f80bfbf6a /target/linux/lantiq/patches-4.9/0301-xrx200-add-gphy-clk-src-device-tree-binding.patch | |
parent | 0678cc850ccc068ba33eb87f5f1bf8294a87e611 (diff) | |
download | upstream-d7b7483343b5c7f157a2a97244ce9e60f4260e43.tar.gz upstream-d7b7483343b5c7f157a2a97244ce9e60f4260e43.tar.bz2 upstream-d7b7483343b5c7f157a2a97244ce9e60f4260e43.zip |
lantiq: switch to kernel 4.14
Use kernel 4.14 by default.
Signed-off-by: Mathias Kresin <dev@kresin.me>
Diffstat (limited to 'target/linux/lantiq/patches-4.9/0301-xrx200-add-gphy-clk-src-device-tree-binding.patch')
-rw-r--r-- | target/linux/lantiq/patches-4.9/0301-xrx200-add-gphy-clk-src-device-tree-binding.patch | 30 |
1 files changed, 0 insertions, 30 deletions
diff --git a/target/linux/lantiq/patches-4.9/0301-xrx200-add-gphy-clk-src-device-tree-binding.patch b/target/linux/lantiq/patches-4.9/0301-xrx200-add-gphy-clk-src-device-tree-binding.patch deleted file mode 100644 index e42aaf9c07..0000000000 --- a/target/linux/lantiq/patches-4.9/0301-xrx200-add-gphy-clk-src-device-tree-binding.patch +++ /dev/null @@ -1,30 +0,0 @@ ---- a/arch/mips/lantiq/xway/sysctrl.c -+++ b/arch/mips/lantiq/xway/sysctrl.c -@@ -442,6 +442,20 @@ static void clkdev_add_clkout(void) - } - } - -+static void set_phy_clock_source(struct device_node *np_cgu) -+{ -+ u32 phy_clk_src, ifcc; -+ -+ if (!np_cgu) -+ return; -+ -+ if (of_property_read_u32(np_cgu, "lantiq,phy-clk-src", &phy_clk_src)) -+ return; -+ -+ ifcc = ltq_cgu_r32(ifccr) & ~(0x1c); -+ ltq_cgu_w32(ifcc | (phy_clk_src << 2), ifccr); -+} -+ - /* bring up all register ranges that we need for basic system control */ - void __init ltq_soc_init(void) - { -@@ -628,4 +642,6 @@ void __init ltq_soc_init(void) - if (of_machine_is_compatible("lantiq,vr9")) - xbar_fpi_burst_disable(); - usb_set_clock(); -+ -+ set_phy_clock_source(np_cgu); - } |