diff options
| author | John Crispin <john@openwrt.org> | 2012-12-15 02:01:08 +0000 |
|---|---|---|
| committer | John Crispin <john@openwrt.org> | 2012-12-15 02:01:08 +0000 |
| commit | 3dac521a49dc1fba0484968ce0c0cb6bc406ab34 (patch) | |
| tree | 1d684dbac81bc7d044a6ed52cbf3381c2f1a8a9d /target/linux/lantiq/patches-3.6/0008-MIPS-lantiq-enable-pci-clk-conditional-for-xrx200-So.patch | |
| parent | 1dece11487e937deb4691f73545c1403d018421d (diff) | |
| download | upstream-3dac521a49dc1fba0484968ce0c0cb6bc406ab34.tar.gz upstream-3dac521a49dc1fba0484968ce0c0cb6bc406ab34.tar.bz2 upstream-3dac521a49dc1fba0484968ce0c0cb6bc406ab34.zip | |
remove 3.3 and 3.6
SVN-Revision: 34699
Diffstat (limited to 'target/linux/lantiq/patches-3.6/0008-MIPS-lantiq-enable-pci-clk-conditional-for-xrx200-So.patch')
| -rw-r--r-- | target/linux/lantiq/patches-3.6/0008-MIPS-lantiq-enable-pci-clk-conditional-for-xrx200-So.patch | 31 |
1 files changed, 0 insertions, 31 deletions
diff --git a/target/linux/lantiq/patches-3.6/0008-MIPS-lantiq-enable-pci-clk-conditional-for-xrx200-So.patch b/target/linux/lantiq/patches-3.6/0008-MIPS-lantiq-enable-pci-clk-conditional-for-xrx200-So.patch deleted file mode 100644 index d68515cff0..0000000000 --- a/target/linux/lantiq/patches-3.6/0008-MIPS-lantiq-enable-pci-clk-conditional-for-xrx200-So.patch +++ /dev/null @@ -1,31 +0,0 @@ -From f40e1f9d856ec417468c090c4b56826171daa670 Mon Sep 17 00:00:00 2001 -From: John Crispin <blogic@openwrt.org> -Date: Thu, 16 Aug 2012 08:25:42 +0000 -Subject: [PATCH 8/9] MIPS: lantiq: enable pci clk conditional for xrx200 SoC - -The xrx200 SoC family has the same PCI clock register layout as the AR9. -Enable the same quirk as for AR9 - -Signed-off-by: John Crispin <blogic@openwrt.org> -Patchwork: http://patchwork.linux-mips.org/patch/4235/ ---- - arch/mips/lantiq/xway/sysctrl.c | 3 ++- - 1 file changed, 2 insertions(+), 1 deletion(-) - -diff --git a/arch/mips/lantiq/xway/sysctrl.c b/arch/mips/lantiq/xway/sysctrl.c -index befbb76..67c3a91 100644 ---- a/arch/mips/lantiq/xway/sysctrl.c -+++ b/arch/mips/lantiq/xway/sysctrl.c -@@ -145,7 +145,8 @@ static int pci_enable(struct clk *clk) - { - unsigned int val = ltq_cgu_r32(ifccr); - /* set bus clock speed */ -- if (of_machine_is_compatible("lantiq,ar9")) { -+ if (of_machine_is_compatible("lantiq,ar9") || -+ of_machine_is_compatible("lantiq,vr9")) { - val &= ~0x1f00000; - if (clk->rate == CLOCK_33M) - val |= 0xe00000; --- -1.7.10.4 - |