aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/lantiq/patches-3.2/0069-MIPS-lantiq-fixes-bad-PMU_USB0-0-define.patch
diff options
context:
space:
mode:
authorJohn Crispin <john@openwrt.org>2012-04-12 12:33:56 +0000
committerJohn Crispin <john@openwrt.org>2012-04-12 12:33:56 +0000
commite3889bcf7c8ad2eff0eaeb62dbc4c0977a972788 (patch)
treec69a83b322c88d9516c9022635a80d5803ac83c3 /target/linux/lantiq/patches-3.2/0069-MIPS-lantiq-fixes-bad-PMU_USB0-0-define.patch
parent1b7578845130f5ea6f4096f62bfe0f49a7315d4f (diff)
downloadupstream-e3889bcf7c8ad2eff0eaeb62dbc4c0977a972788.tar.gz
upstream-e3889bcf7c8ad2eff0eaeb62dbc4c0977a972788.tar.bz2
upstream-e3889bcf7c8ad2eff0eaeb62dbc4c0977a972788.zip
update 3.2 patches
sync with lantiq kernel series SVN-Revision: 31260
Diffstat (limited to 'target/linux/lantiq/patches-3.2/0069-MIPS-lantiq-fixes-bad-PMU_USB0-0-define.patch')
-rw-r--r--target/linux/lantiq/patches-3.2/0069-MIPS-lantiq-fixes-bad-PMU_USB0-0-define.patch25
1 files changed, 25 insertions, 0 deletions
diff --git a/target/linux/lantiq/patches-3.2/0069-MIPS-lantiq-fixes-bad-PMU_USB0-0-define.patch b/target/linux/lantiq/patches-3.2/0069-MIPS-lantiq-fixes-bad-PMU_USB0-0-define.patch
new file mode 100644
index 0000000000..b1d8fa65bd
--- /dev/null
+++ b/target/linux/lantiq/patches-3.2/0069-MIPS-lantiq-fixes-bad-PMU_USB0-0-define.patch
@@ -0,0 +1,25 @@
+From 2690917f28c385dd3edf0e2b92dc6b44a1b3dd12 Mon Sep 17 00:00:00 2001
+From: John Crispin <blogic@openwrt.org>
+Date: Thu, 5 Apr 2012 21:51:05 +0200
+Subject: [PATCH 69/73] MIPS: lantiq: fixes bad PMU_USB0(0) define
+
+---
+ arch/mips/lantiq/xway/sysctrl.c | 2 +-
+ 1 files changed, 1 insertions(+), 1 deletions(-)
+
+diff --git a/arch/mips/lantiq/xway/sysctrl.c b/arch/mips/lantiq/xway/sysctrl.c
+index 3672fc6..5807456 100644
+--- a/arch/mips/lantiq/xway/sysctrl.c
++++ b/arch/mips/lantiq/xway/sysctrl.c
+@@ -40,7 +40,7 @@
+ #define PMU_USB0_P BIT(0)
+ #define PMU_PCI BIT(4)
+ #define PMU_DMA BIT(5)
+-#define PMU_USB0 BIT(5)
++#define PMU_USB0 BIT(6)
+ #define PMU_EPHY BIT(7) /* ase */
+ #define PMU_SPI BIT(8)
+ #define PMU_DFE BIT(9)
+--
+1.7.9.1
+