aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/lantiq/files-4.14/arch/mips/boot/dts/VR200v.dts
diff options
context:
space:
mode:
authorHauke Mehrtens <hauke@hauke-m.de>2017-11-13 22:39:01 +0100
committerMathias Kresin <dev@kresin.me>2018-02-20 19:25:17 +0100
commit6eaf8b3d89571992a0aa7142cfab3f1dcef3c802 (patch)
tree9b6ea80ffdbbfd1bf66af65ebb7ec2e1cce33f36 /target/linux/lantiq/files-4.14/arch/mips/boot/dts/VR200v.dts
parentf519fea4c6dbffc9824b0084b8d720507793754d (diff)
downloadupstream-6eaf8b3d89571992a0aa7142cfab3f1dcef3c802.tar.gz
upstream-6eaf8b3d89571992a0aa7142cfab3f1dcef3c802.tar.bz2
upstream-6eaf8b3d89571992a0aa7142cfab3f1dcef3c802.zip
lantiq: kernel 4.14: update dts files
Updated the devicetree source files to make use of the following upstreamed drivers: - xrx200 ethernet phy - reset controller unit - dwc2 - fpi Use our custom xrx200 ethernet phy compatible to support boards, which have switched the vr9 revision during lifetime, with a single devicetree source file. By switching to the dwc2 driver + usb phy framework, we don't need to used our custom gpio power patch and can use a fixed regulator instead. Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de> Signed-off-by: Mathias Kresin <dev@kresin.me>
Diffstat (limited to 'target/linux/lantiq/files-4.14/arch/mips/boot/dts/VR200v.dts')
-rw-r--r--target/linux/lantiq/files-4.14/arch/mips/boot/dts/VR200v.dts40
1 files changed, 31 insertions, 9 deletions
diff --git a/target/linux/lantiq/files-4.14/arch/mips/boot/dts/VR200v.dts b/target/linux/lantiq/files-4.14/arch/mips/boot/dts/VR200v.dts
index ccdc9d7363..d0fcd6fcd0 100644
--- a/target/linux/lantiq/files-4.14/arch/mips/boot/dts/VR200v.dts
+++ b/target/linux/lantiq/files-4.14/arch/mips/boot/dts/VR200v.dts
@@ -3,6 +3,7 @@
#include "vr9.dtsi"
#include <dt-bindings/input/input.h>
+#include <dt-bindings/mips/lantiq_rcu_gphy.h>
/ {
compatible = "tplink,vr200v", "lantiq,xway", "lantiq,vr9";
@@ -26,12 +27,6 @@
reg = <0x0 0x7f00000>;
};
- gphy-xrx200 {
- compatible = "lantiq,phy-xrx200";
- firmware = "lantiq/xrx200_phy11g_a22.bin";
- phys = [ 00 01 ];
- };
-
gpio-keys-polled {
compatible = "gpio-keys-polled";
#address-cells = <1>;
@@ -98,6 +93,18 @@
gpios = <&gpio 44 GPIO_ACTIVE_LOW>;
};
};
+
+ usb_vbus: regulator-usb-vbus {
+ compatible = "regulator-fixed";
+
+ regulator-name = "USB_VBUS";
+
+ regulator-min-microvolt = <5000000>;
+ regulator-max-microvolt = <5000000>;
+
+ gpio = <&gpio 33 GPIO_ACTIVE_HIGH>;
+ enable-active-high;
+ };
};
&eth0 {
@@ -161,6 +168,14 @@
};
};
+&gphy0 {
+ lantiq,gphy-mode = <GPHY_MODE_GE>;
+};
+
+&gphy1 {
+ lantiq,gphy-mode = <GPHY_MODE_GE>;
+};
+
&gpio {
pinctrl-names = "default";
pinctrl-0 = <&state_default>;
@@ -271,13 +286,20 @@
};
};
+&usb_phy0 {
+ status = "okay";
+ phy-supply = <&usb_vbus>;
+};
+
+&usb_phy1 {
+ status = "okay";
+ phy-supply = <&usb_vbus>;
+};
+
&usb0 {
status = "okay";
- gpios = <&gpio 33 GPIO_ACTIVE_HIGH>;
- lantiq,portmask = <0x3>;
};
&usb1 {
status = "okay";
- gpios = <&gpio 33 GPIO_ACTIVE_HIGH>;
};