aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ipq806x/patches-3.18/115-add-pcie-aux-clk-dts.patch
diff options
context:
space:
mode:
authorFelix Fietkau <nbd@openwrt.org>2015-11-21 10:54:58 +0000
committerFelix Fietkau <nbd@openwrt.org>2015-11-21 10:54:58 +0000
commit49d4a980d76d5601e9fe29941b5c04b6cea08a65 (patch)
treefe0363706e3e984d1f9063c712f574c435cac04d /target/linux/ipq806x/patches-3.18/115-add-pcie-aux-clk-dts.patch
parent575413a779e97db85e42d20750272306bfbd3ff1 (diff)
downloadupstream-49d4a980d76d5601e9fe29941b5c04b6cea08a65.tar.gz
upstream-49d4a980d76d5601e9fe29941b5c04b6cea08a65.tar.bz2
upstream-49d4a980d76d5601e9fe29941b5c04b6cea08a65.zip
ipq806x: fix pcie reset gpio definions and move them to the common .dtsi file
Signed-off-by: Felix Fietkau <nbd@openwrt.org> SVN-Revision: 47544
Diffstat (limited to 'target/linux/ipq806x/patches-3.18/115-add-pcie-aux-clk-dts.patch')
-rw-r--r--target/linux/ipq806x/patches-3.18/115-add-pcie-aux-clk-dts.patch18
1 files changed, 9 insertions, 9 deletions
diff --git a/target/linux/ipq806x/patches-3.18/115-add-pcie-aux-clk-dts.patch b/target/linux/ipq806x/patches-3.18/115-add-pcie-aux-clk-dts.patch
index 83c5f55247..9f32e8fbc2 100644
--- a/target/linux/ipq806x/patches-3.18/115-add-pcie-aux-clk-dts.patch
+++ b/target/linux/ipq806x/patches-3.18/115-add-pcie-aux-clk-dts.patch
@@ -1,6 +1,6 @@
--- a/arch/arm/boot/dts/qcom-ipq8064.dtsi
+++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi
-@@ -341,15 +341,21 @@
+@@ -369,15 +369,21 @@
clocks = <&gcc PCIE_A_CLK>,
<&gcc PCIE_H_CLK>,
@@ -24,9 +24,9 @@
+ <&gcc PCIE_EXT_RESET>;
+ reset-names = "axi", "ahb", "por", "pci", "phy", "ext";
- status = "disabled";
- };
-@@ -382,15 +388,21 @@
+ pinctrl-0 = <&pcie0_pins>;
+ pinctrl-names = "default";
+@@ -415,15 +421,21 @@
clocks = <&gcc PCIE_1_A_CLK>,
<&gcc PCIE_1_H_CLK>,
@@ -50,9 +50,9 @@
+ <&gcc PCIE_1_EXT_RESET>;
+ reset-names = "axi", "ahb", "por", "pci", "phy", "ext";
- status = "disabled";
- };
-@@ -423,15 +435,21 @@
+ pinctrl-0 = <&pcie1_pins>;
+ pinctrl-names = "default";
+@@ -461,15 +473,21 @@
clocks = <&gcc PCIE_2_A_CLK>,
<&gcc PCIE_2_H_CLK>,
@@ -76,5 +76,5 @@
+ <&gcc PCIE_2_EXT_RESET>;
+ reset-names = "axi", "ahb", "por", "pci", "phy", "ext";
- status = "disabled";
- };
+ pinctrl-0 = <&pcie2_pins>;
+ pinctrl-names = "default";