aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ipq40xx/patches-5.15/104-clk-fix-apss-cpu-overclocking.patch
diff options
context:
space:
mode:
authorAnsuel Smith <ansuelsmth@gmail.com>2022-03-28 00:12:55 +0200
committerSungbo Eo <mans0n@gorani.run>2022-05-01 13:40:13 +0900
commit7517955eac8c7bf0672cc6ab190029b2122d8d89 (patch)
tree6126abcee8e7addb97a86ca7770beaf90c17949b /target/linux/ipq40xx/patches-5.15/104-clk-fix-apss-cpu-overclocking.patch
parent7c692f685bcb73530620f0250d7d2197475a0277 (diff)
downloadupstream-7517955eac8c7bf0672cc6ab190029b2122d8d89.tar.gz
upstream-7517955eac8c7bf0672cc6ab190029b2122d8d89.tar.bz2
upstream-7517955eac8c7bf0672cc6ab190029b2122d8d89.zip
ipq40xx: 5.15: refresh kernel patches
Refresh kernel patches. Signed-off-by: Ansuel Smith <ansuelsmth@gmail.com> Reviewed-by: Robert Marko <robert.marko@sartura.hr>
Diffstat (limited to 'target/linux/ipq40xx/patches-5.15/104-clk-fix-apss-cpu-overclocking.patch')
-rw-r--r--target/linux/ipq40xx/patches-5.15/104-clk-fix-apss-cpu-overclocking.patch8
1 files changed, 4 insertions, 4 deletions
diff --git a/target/linux/ipq40xx/patches-5.15/104-clk-fix-apss-cpu-overclocking.patch b/target/linux/ipq40xx/patches-5.15/104-clk-fix-apss-cpu-overclocking.patch
index 25a2020bd2..2de03f7ae0 100644
--- a/target/linux/ipq40xx/patches-5.15/104-clk-fix-apss-cpu-overclocking.patch
+++ b/target/linux/ipq40xx/patches-5.15/104-clk-fix-apss-cpu-overclocking.patch
@@ -83,16 +83,16 @@ Signed-off-by: John Crispin <john@phrozen.org>
if (!f)
return -EINVAL;
-@@ -1278,7 +1301,7 @@ static int clk_cpu_div_set_rate(struct c
+@@ -1277,7 +1300,7 @@ static int clk_cpu_div_set_rate(struct c
+ const struct freq_tbl *f;
u32 mask;
- int ret;
- f = qcom_find_freq(pll->freq_tbl, rate);
+ f = qcom_find_freq_close(pll->freq_tbl, rate);
if (!f)
return -EINVAL;
-@@ -1305,6 +1328,7 @@ static unsigned long
+@@ -1304,6 +1327,7 @@ static unsigned long
clk_cpu_div_recalc_rate(struct clk_hw *hw,
unsigned long parent_rate)
{
@@ -100,7 +100,7 @@ Signed-off-by: John Crispin <john@phrozen.org>
struct clk_fepll *pll = to_clk_fepll(hw);
u32 cdiv, pre_div;
u64 rate;
-@@ -1325,7 +1349,11 @@ clk_cpu_div_recalc_rate(struct clk_hw *h
+@@ -1324,7 +1348,11 @@ clk_cpu_div_recalc_rate(struct clk_hw *h
rate = clk_fepll_vco_calc_rate(pll, parent_rate) * 2;
do_div(rate, pre_div);