diff options
| author | Sven Eckelmann <sven.eckelmann@openmesh.com> | 2018-04-18 09:48:51 +0200 |
|---|---|---|
| committer | Mathias Kresin <dev@kresin.me> | 2018-04-20 20:58:52 +0200 |
| commit | c4c2a8f00c6ee233d493b124b7771ce1beeda041 (patch) | |
| tree | 590f5f4f492759a36a87831c46d589850537f589 /target/linux/ipq40xx/patches-4.14/864-07-dts-ipq4019-ap-dk01.1-c1-add-spi-and-ram-nodes.patch | |
| parent | 0d6243283415683dc792ea34fcba885454908836 (diff) | |
| download | upstream-c4c2a8f00c6ee233d493b124b7771ce1beeda041.tar.gz upstream-c4c2a8f00c6ee233d493b124b7771ce1beeda041.tar.bz2 upstream-c4c2a8f00c6ee233d493b124b7771ce1beeda041.zip | |
ipq40xx: Move reserved-memory DT to qcom-ipq4019.dtsi
The tz and smem reserved-memory information handled in the upstream Linux
sources by the SoC specific dtsi and not by the the boards dts. Using the
same approach in OpenWrt avoids unneccessary duplication.
Signed-off-by: Sven Eckelmann <sven.eckelmann@openmesh.com>
Diffstat (limited to 'target/linux/ipq40xx/patches-4.14/864-07-dts-ipq4019-ap-dk01.1-c1-add-spi-and-ram-nodes.patch')
| -rw-r--r-- | target/linux/ipq40xx/patches-4.14/864-07-dts-ipq4019-ap-dk01.1-c1-add-spi-and-ram-nodes.patch | 18 |
1 files changed, 1 insertions, 17 deletions
diff --git a/target/linux/ipq40xx/patches-4.14/864-07-dts-ipq4019-ap-dk01.1-c1-add-spi-and-ram-nodes.patch b/target/linux/ipq40xx/patches-4.14/864-07-dts-ipq4019-ap-dk01.1-c1-add-spi-and-ram-nodes.patch index 3043d63f3e..a358a56eae 100644 --- a/target/linux/ipq40xx/patches-4.14/864-07-dts-ipq4019-ap-dk01.1-c1-add-spi-and-ram-nodes.patch +++ b/target/linux/ipq40xx/patches-4.14/864-07-dts-ipq4019-ap-dk01.1-c1-add-spi-and-ram-nodes.patch @@ -1,6 +1,6 @@ --- a/arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1-c1.dts +++ b/arch/arm/boot/dts/qcom-ipq4019-ap.dk01.1-c1.dts -@@ -19,4 +19,87 @@ +@@ -19,4 +19,71 @@ / { model = "Qualcomm Technologies, Inc. IPQ40xx/AP-DK01.1-C1"; @@ -8,22 +8,6 @@ + device_type = "memory"; + reg = <0x80000000 0x10000000>; + }; -+ -+ reserved-memory { -+ #address-cells = <0x1>; -+ #size-cells = <0x1>; -+ ranges; -+ -+ smem@87e00000 { -+ reg = <0x87e00000 0x080000>; -+ no-map; -+ }; -+ -+ tz@87e80000 { -+ reg = <0x87e80000 0x180000>; -+ no-map; -+ }; -+ }; +}; + +&spi_0 { |