diff options
| author | Gabor Juhos <juhosg@openwrt.org> | 2012-12-25 18:45:31 +0000 |
|---|---|---|
| committer | Gabor Juhos <juhosg@openwrt.org> | 2012-12-25 18:45:31 +0000 |
| commit | d4b4c7d10281b553a11b6f3b5fd7a4c5adfbfbd3 (patch) | |
| tree | 8d198aa9d04b37351bd5565523654f3c106adda1 /target/linux/generic/files/drivers/net | |
| parent | 1dc2b6e8fa5a96d3667ed1eda6d5ecd30f310d32 (diff) | |
| download | upstream-d4b4c7d10281b553a11b6f3b5fd7a4c5adfbfbd3.tar.gz upstream-d4b4c7d10281b553a11b6f3b5fd7a4c5adfbfbd3.tar.bz2 upstream-d4b4c7d10281b553a11b6f3b5fd7a4c5adfbfbd3.zip | |
generic: ar8216: add sgmii_delay_en field to ar8327_platform_data
Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
SVN-Revision: 34881
Diffstat (limited to 'target/linux/generic/files/drivers/net')
| -rw-r--r-- | target/linux/generic/files/drivers/net/phy/ar8216.c | 3 | ||||
| -rw-r--r-- | target/linux/generic/files/drivers/net/phy/ar8216.h | 1 |
2 files changed, 4 insertions, 0 deletions
diff --git a/target/linux/generic/files/drivers/net/phy/ar8216.c b/target/linux/generic/files/drivers/net/phy/ar8216.c index 8dcaf0a483..b274b13662 100644 --- a/target/linux/generic/files/drivers/net/phy/ar8216.c +++ b/target/linux/generic/files/drivers/net/phy/ar8216.c @@ -917,6 +917,9 @@ ar8327_get_pad_cfg(struct ar8327_pad_cfg *cfg) if (cfg->txclk_delay_en) t |= AR8327_PAD_RGMII_TXCLK_DELAY_EN; + if (cfg->sgmii_delay_en) + t |= AR8327_PAD_SGMII_DELAY_EN; + break; case AR8327_PAD_MAC2PHY_MII: diff --git a/target/linux/generic/files/drivers/net/phy/ar8216.h b/target/linux/generic/files/drivers/net/phy/ar8216.h index d464101e8f..c83bf44e18 100644 --- a/target/linux/generic/files/drivers/net/phy/ar8216.h +++ b/target/linux/generic/files/drivers/net/phy/ar8216.h @@ -281,6 +281,7 @@ #define AR8327_PAD_PHYX_GMII_EN BIT(16) #define AR8327_PAD_PHYX_RGMII_EN BIT(17) #define AR8327_PAD_PHYX_MII_EN BIT(18) +#define AR8327_PAD_SGMII_DELAY_EN BIT(19) #define AR8327_PAD_RGMII_RXCLK_DELAY_SEL BITS(20, 2) #define AR8327_PAD_RGMII_RXCLK_DELAY_SEL_S 20 #define AR8327_PAD_RGMII_TXCLK_DELAY_SEL BITS(22, 2) |