diff options
| author | Etienne Haarsma <bladeoner112@gmail.com> | 2018-04-28 21:51:24 +0200 |
|---|---|---|
| committer | John Crispin <john@phrozen.org> | 2018-04-30 08:00:27 +0200 |
| commit | 81573ea259247f1c6c1a7a490de174d0a6c48a64 (patch) | |
| tree | 9dc8bb798d93cd52d2a47b3d699581bd2d69c78c /target/linux/brcm2708/patches-4.4/0345-clk-bcm2835-Mark-the-VPU-clock-as-critical.patch | |
| parent | afa8873887664bbf42c8e7914dc572da2d3bcb79 (diff) | |
| download | upstream-81573ea259247f1c6c1a7a490de174d0a6c48a64.tar.gz upstream-81573ea259247f1c6c1a7a490de174d0a6c48a64.tar.bz2 upstream-81573ea259247f1c6c1a7a490de174d0a6c48a64.zip | |
kernel: bump kernel 4.4 to 4.4.129 for 17.01
* Refreshed patches
Compile-tested: ar71xx
Run-tested: ar71xx
Signed-off-by: Etienne Haarsma <bladeoner112@gmail.com>
Diffstat (limited to 'target/linux/brcm2708/patches-4.4/0345-clk-bcm2835-Mark-the-VPU-clock-as-critical.patch')
| -rw-r--r-- | target/linux/brcm2708/patches-4.4/0345-clk-bcm2835-Mark-the-VPU-clock-as-critical.patch | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/target/linux/brcm2708/patches-4.4/0345-clk-bcm2835-Mark-the-VPU-clock-as-critical.patch b/target/linux/brcm2708/patches-4.4/0345-clk-bcm2835-Mark-the-VPU-clock-as-critical.patch index 83c5accc5d..1395bebe08 100644 --- a/target/linux/brcm2708/patches-4.4/0345-clk-bcm2835-Mark-the-VPU-clock-as-critical.patch +++ b/target/linux/brcm2708/patches-4.4/0345-clk-bcm2835-Mark-the-VPU-clock-as-critical.patch @@ -27,7 +27,7 @@ Signed-off-by: Eric Anholt <eric@anholt.net> bool is_vpu_clock; bool is_mash_clock; }; -@@ -1248,7 +1250,7 @@ static struct clk *bcm2835_register_cloc +@@ -1250,7 +1252,7 @@ static struct clk *bcm2835_register_cloc init.parent_names = parents; init.num_parents = data->num_mux_parents; init.name = data->name; @@ -36,7 +36,7 @@ Signed-off-by: Eric Anholt <eric@anholt.net> if (data->is_vpu_clock) { init.ops = &bcm2835_vpu_clock_clk_ops; -@@ -1667,6 +1669,7 @@ static const struct bcm2835_clk_desc clk +@@ -1669,6 +1671,7 @@ static const struct bcm2835_clk_desc clk .div_reg = CM_VPUDIV, .int_bits = 12, .frac_bits = 8, |