diff options
author | Stijn Segers <foss@volatilesystems.org> | 2018-04-03 20:25:20 +0200 |
---|---|---|
committer | Hauke Mehrtens <hauke@hauke-m.de> | 2018-04-14 14:52:49 +0200 |
commit | a9b6077402730537ef19dd95b3583d6aeb3e3fbd (patch) | |
tree | 7b642983e36bb4d2d08f0549986f962a051447ec /target/linux/brcm2708/patches-4.4/0263-clk-bcm2835-add-missing-osc-and-per-clocks.patch | |
parent | 09d95e44fc3d1a9f900b7305b10dc241a12d6f37 (diff) | |
download | upstream-a9b6077402730537ef19dd95b3583d6aeb3e3fbd.tar.gz upstream-a9b6077402730537ef19dd95b3583d6aeb3e3fbd.tar.bz2 upstream-a9b6077402730537ef19dd95b3583d6aeb3e3fbd.zip |
kernel: bump kernel 4.4 to 4.4.126 for 17.01
* Refreshed patches
Compile-tested: ar71xx, ramips/mt7621, x86/64
Run-tested: ar71xx
Signed-off-by: Stijn Segers <foss@volatilesystems.org>
Diffstat (limited to 'target/linux/brcm2708/patches-4.4/0263-clk-bcm2835-add-missing-osc-and-per-clocks.patch')
-rw-r--r-- | target/linux/brcm2708/patches-4.4/0263-clk-bcm2835-add-missing-osc-and-per-clocks.patch | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/target/linux/brcm2708/patches-4.4/0263-clk-bcm2835-add-missing-osc-and-per-clocks.patch b/target/linux/brcm2708/patches-4.4/0263-clk-bcm2835-add-missing-osc-and-per-clocks.patch index 9ecb0e2bd2..9c9518e4e5 100644 --- a/target/linux/brcm2708/patches-4.4/0263-clk-bcm2835-add-missing-osc-and-per-clocks.patch +++ b/target/linux/brcm2708/patches-4.4/0263-clk-bcm2835-add-missing-osc-and-per-clocks.patch @@ -26,7 +26,7 @@ Reviewed-by: Eric Anholt <eric@anholt.net> #define CM_EMMCCTL 0x1c0 #define CM_EMMCDIV 0x1c4 -@@ -1612,6 +1614,12 @@ static const struct bcm2835_clk_desc clk +@@ -1616,6 +1618,12 @@ static const struct bcm2835_clk_desc clk .div_reg = CM_TSENSDIV, .int_bits = 5, .frac_bits = 0), @@ -39,7 +39,7 @@ Reviewed-by: Eric Anholt <eric@anholt.net> /* clocks with vpu parent mux */ [BCM2835_CLOCK_H264] = REGISTER_VPU_CLK( -@@ -1626,6 +1634,7 @@ static const struct bcm2835_clk_desc clk +@@ -1630,6 +1638,7 @@ static const struct bcm2835_clk_desc clk .div_reg = CM_ISPDIV, .int_bits = 4, .frac_bits = 8), @@ -47,7 +47,7 @@ Reviewed-by: Eric Anholt <eric@anholt.net> /* * Secondary SDRAM clock. Used for low-voltage modes when the PLL * in the SDRAM controller can't be used. -@@ -1657,6 +1666,36 @@ static const struct bcm2835_clk_desc clk +@@ -1661,6 +1670,36 @@ static const struct bcm2835_clk_desc clk .is_vpu_clock = true), /* clocks with per parent mux */ @@ -84,7 +84,7 @@ Reviewed-by: Eric Anholt <eric@anholt.net> /* Arasan EMMC clock */ [BCM2835_CLOCK_EMMC] = REGISTER_PER_CLK( -@@ -1665,6 +1704,29 @@ static const struct bcm2835_clk_desc clk +@@ -1669,6 +1708,29 @@ static const struct bcm2835_clk_desc clk .div_reg = CM_EMMCDIV, .int_bits = 4, .frac_bits = 8), @@ -114,7 +114,7 @@ Reviewed-by: Eric Anholt <eric@anholt.net> /* HDMI state machine */ [BCM2835_CLOCK_HSM] = REGISTER_PER_CLK( .name = "hsm", -@@ -1686,12 +1748,26 @@ static const struct bcm2835_clk_desc clk +@@ -1690,12 +1752,26 @@ static const struct bcm2835_clk_desc clk .int_bits = 12, .frac_bits = 12, .is_mash_clock = true), @@ -141,7 +141,7 @@ Reviewed-by: Eric Anholt <eric@anholt.net> /* TV encoder clock. Only operating frequency is 108Mhz. */ [BCM2835_CLOCK_VEC] = REGISTER_PER_CLK( .name = "vec", -@@ -1700,6 +1776,20 @@ static const struct bcm2835_clk_desc clk +@@ -1704,6 +1780,20 @@ static const struct bcm2835_clk_desc clk .int_bits = 4, .frac_bits = 0), |