diff options
| author | Felix Fietkau <nbd@openwrt.org> | 2014-12-13 11:55:11 +0000 |
|---|---|---|
| committer | Felix Fietkau <nbd@openwrt.org> | 2014-12-13 11:55:11 +0000 |
| commit | 45380ebd1ab3d604ece3dd14a84f89fbc69ea7b1 (patch) | |
| tree | 816e479975bb22e39e9cbdde8fdfb400f38f72a9 /target/linux/brcm2708/patches-3.10/0040-Make-sure-we-wait-for-the-reset-to-finish.patch | |
| parent | 170ce2961703fe3c2c74e9aa3088df2905b3697e (diff) | |
| download | upstream-45380ebd1ab3d604ece3dd14a84f89fbc69ea7b1.tar.gz upstream-45380ebd1ab3d604ece3dd14a84f89fbc69ea7b1.tar.bz2 upstream-45380ebd1ab3d604ece3dd14a84f89fbc69ea7b1.zip | |
brcm2708: remove linux 3.10 support
Signed-off-by: Felix Fietkau <nbd@openwrt.org>
SVN-Revision: 43687
Diffstat (limited to 'target/linux/brcm2708/patches-3.10/0040-Make-sure-we-wait-for-the-reset-to-finish.patch')
| -rw-r--r-- | target/linux/brcm2708/patches-3.10/0040-Make-sure-we-wait-for-the-reset-to-finish.patch | 25 |
1 files changed, 0 insertions, 25 deletions
diff --git a/target/linux/brcm2708/patches-3.10/0040-Make-sure-we-wait-for-the-reset-to-finish.patch b/target/linux/brcm2708/patches-3.10/0040-Make-sure-we-wait-for-the-reset-to-finish.patch deleted file mode 100644 index 91d38f8d39..0000000000 --- a/target/linux/brcm2708/patches-3.10/0040-Make-sure-we-wait-for-the-reset-to-finish.patch +++ /dev/null @@ -1,25 +0,0 @@ -From 6b194b997f5deb970901d3aaabd9effe4a5d5071 Mon Sep 17 00:00:00 2001 -From: Gordon Hollingworth <gordon@holliweb.co.uk> -Date: Sun, 4 Nov 2012 15:55:01 +0000 -Subject: [PATCH 040/196] Make sure we wait for the reset to finish - ---- - drivers/usb/host/dwc_otg/dwc_otg_hcd_intr.c | 2 ++ - 1 file changed, 2 insertions(+) - -diff --git a/drivers/usb/host/dwc_otg/dwc_otg_hcd_intr.c b/drivers/usb/host/dwc_otg/dwc_otg_hcd_intr.c -index 3e762e2..e8c91e7 100644 ---- a/drivers/usb/host/dwc_otg/dwc_otg_hcd_intr.c -+++ b/drivers/usb/host/dwc_otg/dwc_otg_hcd_intr.c -@@ -232,6 +232,8 @@ exit_handler_routine: - if (mphi_int_count >= 60) - { - DWC_WRITE_REG32(c_mphi_regs.ctrl, ((1<<31) + (1<<16))); -+ while(!(DWC_READ_REG32(c_mphi_regs.ctrl) & (1 << 17))) -+ ; - DWC_WRITE_REG32(c_mphi_regs.ctrl, (1<<31)); - mphi_int_count = 0; - } --- -1.9.1 - |