aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/bcm47xx/patches-5.4/300-fork_cacheflush.patch
diff options
context:
space:
mode:
authorRafał Miłecki <rafal@milecki.pl>2020-03-10 15:46:49 +0100
committerRafał Miłecki <rafal@milecki.pl>2020-03-10 15:50:55 +0100
commitd369d92fc7ed2970540235b27441f75a81ef171b (patch)
tree248c5980fda5e8631c4c7b58a2bf55756e475b1d /target/linux/bcm47xx/patches-5.4/300-fork_cacheflush.patch
parent5c98041d5a054bfe68070bbfa6fdeab63e6586fc (diff)
downloadupstream-d369d92fc7ed2970540235b27441f75a81ef171b.tar.gz
upstream-d369d92fc7ed2970540235b27441f75a81ef171b.tar.bz2
upstream-d369d92fc7ed2970540235b27441f75a81ef171b.zip
bcm47xx: add support for kernel 5.4
Ethernet, switch, LEDs, buttons, USB, sysupgrade & LuCI were successfully tested on BCM4706. WARNING: Hack for BCM4710 adding BCM4710_PROTECTED_FILL_TLB() to the local_r4k_flush_cache_sigtramp() could not be ported. That function has been dropped in: commit adcc81f148d7 ("MIPS: math-emu: Write-protect delay slot emulation pages") commit 3315b6b336c8 ("MIPS: Delete unused flush_cache_sigtramp()") it's unsure if that chipset will still work reliably. Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
Diffstat (limited to 'target/linux/bcm47xx/patches-5.4/300-fork_cacheflush.patch')
-rw-r--r--target/linux/bcm47xx/patches-5.4/300-fork_cacheflush.patch21
1 files changed, 21 insertions, 0 deletions
diff --git a/target/linux/bcm47xx/patches-5.4/300-fork_cacheflush.patch b/target/linux/bcm47xx/patches-5.4/300-fork_cacheflush.patch
new file mode 100644
index 0000000000..daa2c1adf0
--- /dev/null
+++ b/target/linux/bcm47xx/patches-5.4/300-fork_cacheflush.patch
@@ -0,0 +1,21 @@
+From: Wolfram Joost <dbox2@frokaschwei.de>
+Subject: [PATCH] fork_cacheflush
+
+On ASUS WL-500gP there are many unexpected "Segmentation fault"s that
+seem to be caused by a kernel. They can be avoided by:
+1) Disabling highpage
+2) Using flush_cache_mm in flush_cache_dup_mm
+
+For details see OpenWrt ticket #2035 https://dev.openwrt.org/ticket/2035
+---
+--- a/arch/mips/include/asm/cacheflush.h
++++ b/arch/mips/include/asm/cacheflush.h
+@@ -46,7 +46,7 @@
+ extern void (*flush_cache_all)(void);
+ extern void (*__flush_cache_all)(void);
+ extern void (*flush_cache_mm)(struct mm_struct *mm);
+-#define flush_cache_dup_mm(mm) do { (void) (mm); } while (0)
++#define flush_cache_dup_mm(mm) flush_cache_mm(mm)
+ extern void (*flush_cache_range)(struct vm_area_struct *vma,
+ unsigned long start, unsigned long end);
+ extern void (*flush_cache_page)(struct vm_area_struct *vma, unsigned long page, unsigned long pfn);