aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/atheros/patches-2.6.30
diff options
context:
space:
mode:
authorGabor Juhos <juhosg@openwrt.org>2010-04-16 19:32:27 +0000
committerGabor Juhos <juhosg@openwrt.org>2010-04-16 19:32:27 +0000
commit0fb7efb0c404478f99f00b81f8152b8c23016971 (patch)
tree4c5abec1aab8412528724e854c6c3bc115cc5ca3 /target/linux/atheros/patches-2.6.30
parent9ab8828d63e162a95143cd665c1abe59eb89c339 (diff)
downloadupstream-0fb7efb0c404478f99f00b81f8152b8c23016971.tar.gz
upstream-0fb7efb0c404478f99f00b81f8152b8c23016971.tar.bz2
upstream-0fb7efb0c404478f99f00b81f8152b8c23016971.zip
atheros: nuke clocksoure init patch
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@20937 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/atheros/patches-2.6.30')
-rw-r--r--target/linux/atheros/patches-2.6.30/002-mips_clocksource_init_war.patch56
1 files changed, 0 insertions, 56 deletions
diff --git a/target/linux/atheros/patches-2.6.30/002-mips_clocksource_init_war.patch b/target/linux/atheros/patches-2.6.30/002-mips_clocksource_init_war.patch
deleted file mode 100644
index 03a66ff133..0000000000
--- a/target/linux/atheros/patches-2.6.30/002-mips_clocksource_init_war.patch
+++ /dev/null
@@ -1,56 +0,0 @@
---- a/arch/mips/kernel/cevt-r4k.c
-+++ b/arch/mips/kernel/cevt-r4k.c
-@@ -15,6 +15,22 @@
- #include <asm/cevt-r4k.h>
-
- /*
-+ * Compare interrupt can be routed and latched outside the core,
-+ * so a single execution hazard barrier may not be enough to give
-+ * it time to clear as seen in the Cause register. 4 time the
-+ * pipeline depth seems reasonably conservative, and empirically
-+ * works better in configurations with high CPU/bus clock ratios.
-+ */
-+
-+#define compare_change_hazard() \
-+ do { \
-+ irq_disable_hazard(); \
-+ irq_disable_hazard(); \
-+ irq_disable_hazard(); \
-+ irq_disable_hazard(); \
-+ } while (0)
-+
-+/*
- * The SMTC Kernel for the 34K, 1004K, et. al. replaces several
- * of these routines with SMTC-specific variants.
- */
-@@ -30,6 +46,7 @@ static int mips_next_event(unsigned long
- cnt = read_c0_count();
- cnt += delta;
- write_c0_compare(cnt);
-+ compare_change_hazard();
- res = ((int)(read_c0_count() - cnt) > 0) ? -ETIME : 0;
- return res;
- }
-@@ -99,22 +116,6 @@ static int c0_compare_int_pending(void)
- return (read_c0_cause() >> cp0_compare_irq) & 0x100;
- }
-
--/*
-- * Compare interrupt can be routed and latched outside the core,
-- * so a single execution hazard barrier may not be enough to give
-- * it time to clear as seen in the Cause register. 4 time the
-- * pipeline depth seems reasonably conservative, and empirically
-- * works better in configurations with high CPU/bus clock ratios.
-- */
--
--#define compare_change_hazard() \
-- do { \
-- irq_disable_hazard(); \
-- irq_disable_hazard(); \
-- irq_disable_hazard(); \
-- irq_disable_hazard(); \
-- } while (0)
--
- int c0_compare_int_usable(void)
- {
- unsigned int delta;