diff options
| author | Hauke Mehrtens <hauke@openwrt.org> | 2009-02-20 16:19:46 +0000 |
|---|---|---|
| committer | Hauke Mehrtens <hauke@openwrt.org> | 2009-02-20 16:19:46 +0000 |
| commit | 35a6422eb6d4233328a68f238fb9a39d2ca56333 (patch) | |
| tree | 92259ea79c3ec40fc15d5d515966ac2043a3bccb /target/linux/atheros/files-2.6.26/include/asm-mips/mach-atheros/war.h | |
| parent | 73723da98506dab90bc559720593ed4cb3a52d0e (diff) | |
| download | upstream-35a6422eb6d4233328a68f238fb9a39d2ca56333.tar.gz upstream-35a6422eb6d4233328a68f238fb9a39d2ca56333.tar.bz2 upstream-35a6422eb6d4233328a68f238fb9a39d2ca56333.zip | |
[atheros]: move files for kernel 2.6.26 to a special directory.
In kernel 2.6.28 the directory structure has chanced, so for kernel 2.6.26 a own files directory is needed.
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@14583 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/atheros/files-2.6.26/include/asm-mips/mach-atheros/war.h')
| -rw-r--r-- | target/linux/atheros/files-2.6.26/include/asm-mips/mach-atheros/war.h | 25 |
1 files changed, 25 insertions, 0 deletions
diff --git a/target/linux/atheros/files-2.6.26/include/asm-mips/mach-atheros/war.h b/target/linux/atheros/files-2.6.26/include/asm-mips/mach-atheros/war.h new file mode 100644 index 0000000000..354c6e6fd1 --- /dev/null +++ b/target/linux/atheros/files-2.6.26/include/asm-mips/mach-atheros/war.h @@ -0,0 +1,25 @@ +/* + * This file is subject to the terms and conditions of the GNU General Public + * License. See the file "COPYING" in the main directory of this archive + * for more details. + * + * Copyright (C) 2008 Felix Fietkau <nbd@openwrt.org> + */ +#ifndef __ASM_MIPS_MACH_ATHEROS_WAR_H +#define __ASM_MIPS_MACH_ATHEROS_WAR_H + +#define R4600_V1_INDEX_ICACHEOP_WAR 0 +#define R4600_V1_HIT_CACHEOP_WAR 0 +#define R4600_V2_HIT_CACHEOP_WAR 0 +#define R5432_CP0_INTERRUPT_WAR 0 +#define BCM1250_M3_WAR 0 +#define SIBYTE_1956_WAR 0 +#define MIPS4K_ICACHE_REFILL_WAR 0 +#define MIPS_CACHE_SYNC_WAR 0 +#define TX49XX_ICACHE_INDEX_INV_WAR 0 +#define RM9000_CDEX_SMP_WAR 0 +#define ICACHE_REFILLS_WORKAROUND_WAR 0 +#define R10000_LLSC_WAR 0 +#define MIPS34K_MISSED_ITLB_WAR 0 + +#endif /* __ASM_MIPS_MACH_ATHEROS_WAR_H */ |