diff options
author | Chuanhong Guo <gch981213@gmail.com> | 2019-01-27 20:54:47 +0800 |
---|---|---|
committer | Daniel Golle <daniel@makrotopia.org> | 2019-03-05 03:02:34 +0100 |
commit | 47f0be676fb700a8ab071fd0fe6f5d818548a852 (patch) | |
tree | aaa98381d55ed1a67c41a9cfe0865907ab3943da /target/linux/ath79 | |
parent | 51cdf0e9eb15d2489a36b705bb32856f80857031 (diff) | |
download | upstream-47f0be676fb700a8ab071fd0fe6f5d818548a852.tar.gz upstream-47f0be676fb700a8ab071fd0fe6f5d818548a852.tar.bz2 upstream-47f0be676fb700a8ab071fd0fe6f5d818548a852.zip |
ath79: qca955x: assert mdio/gmac reset together
This allows resetting gmac registers during initialization.
Also add compatible string for qca955x mdio to enable more mdio
clock dividers.
Signed-off-by: Chuanhong Guo <gch981213@gmail.com>
Diffstat (limited to 'target/linux/ath79')
-rw-r--r-- | target/linux/ath79/dts/qca9557.dtsi | 18 |
1 files changed, 8 insertions, 10 deletions
diff --git a/target/linux/ath79/dts/qca9557.dtsi b/target/linux/ath79/dts/qca9557.dtsi index 77e5a316dd..fefb91c39a 100644 --- a/target/linux/ath79/dts/qca9557.dtsi +++ b/target/linux/ath79/dts/qca9557.dtsi @@ -289,12 +289,11 @@ }; &mdio0 { - resets = <&rst 22>; - reset-names = "mdio"; + compatible = "qca,ar9340-mdio"; }; ð0 { - compatible = "qca,qca9550-eth", "syscon", "simple-mfd"; + compatible = "qca,qca9550-eth", "syscon"; pll-reg = <0 0x28 0>; pll-handle = <&pll>; @@ -302,17 +301,16 @@ pll-data = <0x16000000 0x00000101 0x00001616>; phy-mode = "rgmii"; - resets = <&rst 9>; - reset-names = "mac"; + resets = <&rst 9>, <&rst 22>; + reset-names = "mac", "mdio"; }; &mdio1 { - resets = <&rst 23>; - reset-names = "mdio"; + compatible = "qca,ar9340-mdio"; }; ð1 { - compatible = "qca,qca9550-eth", "syscon", "simple-mfd"; + compatible = "qca,qca9550-eth", "syscon"; pll-reg = <0 0x48 0>; pll-handle = <&pll>; @@ -320,6 +318,6 @@ pll-data = <0x16000000 0x00000101 0x00001616>; phy-mode = "sgmii"; - resets = <&rst 13>; - reset-names = "mac"; + resets = <&rst 13>, <&rst 23>; + reset-names = "mac", "mdio"; }; |