diff options
author | John Crispin <john@openwrt.org> | 2016-02-18 08:22:32 +0000 |
---|---|---|
committer | John Crispin <john@openwrt.org> | 2016-02-18 08:22:32 +0000 |
commit | 73015c4cb3787cccadc72b53fdb84b2d45c90136 (patch) | |
tree | cea0bb920bf3d0e71a37a09ef861eccc353fdf69 /target/linux/archs38/dts/nsim_hs_idu.dts | |
parent | 7b821a5ae882cb0c70fd9d09ec9d5952985951dc (diff) | |
download | upstream-73015c4cb3787cccadc72b53fdb84b2d45c90136.tar.gz upstream-73015c4cb3787cccadc72b53fdb84b2d45c90136.tar.bz2 upstream-73015c4cb3787cccadc72b53fdb84b2d45c90136.zip |
linux: add support of Synopsys ARCHS38-based boards
This patch introduces support of new boards with ARC HS38 cores.
ARC HS38 is a new generation of ARC cores which utilize ARCv2 ISA.
As with ARC770 we're addind support for 2 boards for now:
[1] Synopsys SDP board (AXS103)
This is the same base-board as in AXS101 but with
FPGA-based CPU-tile where ARCHs38 core is implemented.
[2] nSIM
Again this is the same simulation engine but configured for
new instruction set and features of new CPU.
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
Cc: Felix Fietkau <nbd@openwrt.org>
Cc: Jo-Philipp Wich <jow@openwrt.org>
Cc: Jonas Gorski <jogo@openwrt.org>
SVN-Revision: 48740
Diffstat (limited to 'target/linux/archs38/dts/nsim_hs_idu.dts')
-rw-r--r-- | target/linux/archs38/dts/nsim_hs_idu.dts | 73 |
1 files changed, 73 insertions, 0 deletions
diff --git a/target/linux/archs38/dts/nsim_hs_idu.dts b/target/linux/archs38/dts/nsim_hs_idu.dts new file mode 100644 index 0000000000..75f539bb0d --- /dev/null +++ b/target/linux/archs38/dts/nsim_hs_idu.dts @@ -0,0 +1,73 @@ +/* + * Copyright (C) 2014-15 Synopsys, Inc. (www.synopsys.com) + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + */ +/dts-v1/; + +/include/ "skeleton.dtsi" + +/ { + model = "Synopsys ARC HS38 nSIM simulator"; + compatible = "snps,nsim_hs"; + interrupt-parent = <&core_intc>; + + chosen { + bootargs = "earlycon=arc_uart,mmio32,0xc0fc1000,115200n8 console=ttyARC0,115200n8"; + }; + + aliases { + serial0 = &arcuart0; + }; + + fpga { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + + /* child and parent address space 1:1 mapped */ + ranges; + + core_intc: core-interrupt-controller { + compatible = "snps,archs-intc"; + interrupt-controller; + #interrupt-cells = <1>; + }; + + idu_intc: idu-interrupt-controller { + compatible = "snps,archs-idu-intc"; + interrupt-controller; + interrupt-parent = <&core_intc>; + + /* + * <hwirq distribution> + * distribution: 0=RR; 1=cpu0, 2=cpu1, 4=cpu2, 8=cpu3 + */ + #interrupt-cells = <2>; + + /* + * upstream irqs to core intc - downstream these are + * "COMMON" irq 0,1.. + */ + interrupts = <24 25 26 27 28 29 30 31>; + }; + + arcuart0: serial@c0fc1000 { + compatible = "snps,arc-uart"; + reg = <0xc0fc1000 0x100>; + interrupt-parent = <&idu_intc>; + interrupts = <0 0>; + clock-frequency = <80000000>; + current-speed = <115200>; + status = "okay"; + }; + + arcpct0: pct { + compatible = "snps,archs-pct"; + #interrupt-cells = <1>; + interrupts = <20>; + }; + }; +}; |