diff options
| author | Gabor Juhos <juhosg@openwrt.org> | 2012-03-19 11:11:20 +0000 |
|---|---|---|
| committer | Gabor Juhos <juhosg@openwrt.org> | 2012-03-19 11:11:20 +0000 |
| commit | c6fb886b40603923e6b317b008076cdbd47cf762 (patch) | |
| tree | 4b898c0065a1b06af11ff98e501fe3b83960c187 /target/linux/ar71xx/patches-3.3 | |
| parent | 036f98bb27736a1ecd2353ae82a696e22bde7cca (diff) | |
| download | upstream-c6fb886b40603923e6b317b008076cdbd47cf762.tar.gz upstream-c6fb886b40603923e6b317b008076cdbd47cf762.tar.bz2 upstream-c6fb886b40603923e6b317b008076cdbd47cf762.zip | |
ar71xx: add AR934x specific interface speed setup for ge0
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@31017 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ar71xx/patches-3.3')
| -rw-r--r-- | target/linux/ar71xx/patches-3.3/601-MIPS-ath79-add-more-register-defines.patch | 16 |
1 files changed, 12 insertions, 4 deletions
diff --git a/target/linux/ar71xx/patches-3.3/601-MIPS-ath79-add-more-register-defines.patch b/target/linux/ar71xx/patches-3.3/601-MIPS-ath79-add-more-register-defines.patch index 4d948bb29f..74b3c831f1 100644 --- a/target/linux/ar71xx/patches-3.3/601-MIPS-ath79-add-more-register-defines.patch +++ b/target/linux/ar71xx/patches-3.3/601-MIPS-ath79-add-more-register-defines.patch @@ -68,7 +68,15 @@ #define AR933X_PLL_CPU_CONFIG_REG 0x00 #define AR933X_PLL_CLOCK_CTRL_REG 0x08 -@@ -285,7 +305,11 @@ +@@ -165,6 +185,7 @@ + #define AR934X_PLL_CPU_CONFIG_REG 0x00 + #define AR934X_PLL_DDR_CONFIG_REG 0x04 + #define AR934X_PLL_CPU_DDR_CLK_CTRL_REG 0x08 ++#define AR934X_PLL_ETH_XMII_CONTROL_REG 0x2c + + #define AR934X_PLL_CPU_CONFIG_NFRAC_SHIFT 0 + #define AR934X_PLL_CPU_CONFIG_NFRAC_MASK 0x3f +@@ -285,7 +306,11 @@ #define AR913X_RESET_USB_HOST BIT(5) #define AR913X_RESET_USB_PHY BIT(4) @@ -80,7 +88,7 @@ #define AR933X_RESET_USB_HOST BIT(5) #define AR933X_RESET_USB_PHY BIT(4) #define AR933X_RESET_USBSUS_OVERRIDE BIT(3) -@@ -323,6 +347,8 @@ +@@ -323,6 +348,8 @@ #define AR934X_RESET_MBOX BIT(1) #define AR934X_RESET_I2S BIT(0) @@ -89,7 +97,7 @@ #define AR933X_BOOTSTRAP_REF_CLK_40 BIT(0) #define AR934X_BOOTSTRAP_SW_OPTION8 BIT(23) -@@ -427,6 +453,14 @@ +@@ -427,6 +454,14 @@ #define AR71XX_GPIO_REG_INT_ENABLE 0x24 #define AR71XX_GPIO_REG_FUNC 0x28 @@ -104,7 +112,7 @@ #define AR71XX_GPIO_COUNT 16 #define AR7240_GPIO_COUNT 18 #define AR7241_GPIO_COUNT 20 -@@ -434,4 +468,124 @@ +@@ -434,4 +469,124 @@ #define AR933X_GPIO_COUNT 30 #define AR934X_GPIO_COUNT 23 |